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PREFACE
This report dated 19 December 1975 contains a description of the equipment
designed and fabricated on a program entitled "TDRSS Multimode Transponder". The
results of the Phase 1 design study effort were previously published in a report
designated Magnavox Research Laboratories Report No. R--4403 on 15 July 1973. The
equipment which was subsequently developed during Phase II was described in MR.L
Report No. R-4754 written but not distributed on 15 March 19 74 . A description of the
equipment modified for S-Band operation is presented in this report. This work was
accomplished by the Magnavox Research Laboratories of Torrance, California and
complies with the requirements of Contract Number NAS5--20330.
This report contains a complete description of the TDRSS Multimode
Transponder and its associated ground support equipment. The transponder will
demonstrate candidate modulation techniques to provide the required information for
A	 the design of an eventual S--Band transponder suitable for installation in a user satellite,
capable of operating as part of a Tracking and Data Relay Satellite (TDRS) system.
Magnavox wishes to acknowledge the assistance of Mr. Pat Mitchell, NASA
Technical Officer and Mr. Leonard Deerkoski of the TDRSS program office at the
Goddard Space Flight Center.
This report was prepared by Messrs. J. Mackey, P. Fisher, S. Lapp
and R. Updegraff.
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SECTION I
INTRODUCTION
1.1	 PROGRAM BACKGROUND
To provide a virtual meal time data acquisition and tracking capability, the
TDRS system concept was developed by NASA. This capability would be used by low,
medium, and high-data--rate users consisting of maimed and immanned scientific
satellites. The TDRS system would provide the data acquisition and tracking capability
for those manned rind unmstl,ned missions whose orbits were less Than 5,000 kilometers.
Currently, imman iced scientific satellites are supported by the STDN
(N1SM Lunified with STADAN) network consisting of ground stations strategically located
on the globe. These stations are connected to a communications center, at the Goddard
Space Flight Center, through NASCOM facilities. Manned missions are also supported
by STDN. A second net.-work, the Deep Space Network (DSN), also services NASA.
The DSN is operated by SPL, services deep space exploration missions and can be
used as backup for manned missions.
Subsequent to the Initial Phase A study which established important TDRSS
concepts, NASA-Goddard contracted several detailed VHF link communications studies.
Among these were: (1) the multdpath modulation study conducted by Magnavox under
Contract NAS5--10744, (2) the multipath modulation study conducted by Heldmian
Laboratories Linder NAS5-10749, and (3) the VHF communication study for low-data--
rate users conducted by Hughes Aircraft Linder Contract NAS5-11602. As a result,
two prime candidate systems evolved. Pseudonoise modulation was recommended
by Magnavox and Hughes while adaptive burst communications (ABC) were recommended
by llekimian. Hughes considered a narrowband forward link with a wideband return
link, while the Magnavox considered a narrowband PN forward link and options of
eitber wideband or narrowband P--	 "'
NASA issued to hidustry an RFP, dated May 1971, for a configuration and
trade-off study of the TDRS system. Subsequently, tivo contractors, North American
Rockwell and Hughes Aircraft:, were awarded system trade-off studies. Next, NASA
issued an RFP for a multimode transponder to be used on board a low-Gate-rate,
unn-aiiiied, scientific satellite. Shortly afterward this RFP was amended to permit
the design of a multimode transponder for installation and use on board an aircraft
simulating a user spacecraft as part of a TDRS system. On March 1, 1972, a contract
(NA55--20330) for the design and development of a multimode transponder was awarded
to Magnavox Research Laboratories.
Iii Jime 1972, MRL presented to NASA the results of the Phase I portion
of the Multimode Transponder development program. it included the system analysis
used to identify hardware parameters, identified all lmown technical problems
associated with hardware implementation and provided a complete multimode trans-
ponder design.
In September 1973, acceptance testing of the Multimode Transponder and
its associated test equipment was successfully completed. The VHF/UHF antenna
developed iuider Phase II of the contract was shipped to NASA-Goddard Space Flight
Center. The Multimode Transponder equipment was placed in banded stores at
Magnavox pending completion of TDRSS test plans.
In October 1973, preliminary meetings were held to discuss modification
of the Multimode Transponder to convert to S--Band RF frequencies and to interface
with an Adaptive Groiuid Implemented Phased Array system for system integration
testing at the Applied Physics Laboratory of Johns Hopldns University.
In May 1974, Magnavox began the redesign and modifications of the Multi-
mode Transponder equipment to S--Band frequencies under amendments to Contract
NAS5--20330. This report describes the completed equipment as modified for laboratory
simulation of the TDRS system.
In September 1975, the S Band Multimode, Transponder equipment was
delivered to the Applied Physics Laboratory of Johns HopIdns University for acceptance
testing and interface with an Adaptive Ground Implemented Phased Array (AGIPA)
system. The TDRSS laboratory simulation testing is in progress at this writing.
1.--2
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1.2	 BASIC TDRSS CONCEPTS
The Tracking and Data Relay Satellite (TDRS) system concept considers
use of two relay satellites. One TDRSS satellite is located at 14 degrees west, the
other at 144 degrees west resulting in a total separation of 134 degrees. The two
TDRSS satellites are active repeaters (amplifiers) . The forward link is defined as
the lint: from the ground station to TDRSS to user spacecraft, the return link is from
user to TDRSS to ground station. Forward user TDRSS links and return user-TDRSS-
links are S-band frequencies on. TDRSS-ground station links are in the Ku band,
Unmanned scientific satellites are required to dump accumulated data
upon command as they pass over designed gromid stations. Scientific data is
accumulated on board by means of tape records and is transmitted to the appropriate
ground station at greater than real-Lime speed. The TDRS system will circumvent
the need for on-board recorders by providing essentially real-time data transfer and
tracldng commands for user spacecraft:.
In addition to providing forward and return liul€ data tTansfer, the TDRS
system must provide real--time tracIdng of range and range-rate measurements of the
spacecraft: users. This can be accomplished through the use of one or two TDRS
j	 systems. Simultaneous tracking of a user with both TDRS system is accomplished
when the user is in the field of view of both TDRS systems.
Regardless of traci ng techniques used, the rare and Doppler tracking
uncertainty requirements below have been applied in the TDRSS configuration.
Systematic Range Errors
Less than 100 meters
Random Range Errors
Less than 15 meters
Doppler Uncertainties
Systematic 10 centimeters per second
Random Range Rate Errors
Ten centimeters per second for aDoppler observation interval of one	
5
second or one centimeter per second for a Doppler observation of
10 seconds.
1.3	 PROGRAM OBJECTIVES — S- BAND MODIFICATION
The purpose of this effort was to provide NASA with a design and an
engineering model of an S Band Multimode Transponder and its associated ground
support equipment. The transponder will demonstrate the modulation techniques
specified herein. The Multimode Transponder will provide the required information for
the design of an S Band transponder suitable for installation on a low altitude (5000 lam
or less) earth orbiting satellite, capable of operating as part of a Tracking and Data
Relay Satellite (TDRS) system consisting of one or more geosynchronous satellites
together with the associatdd ground equipment.
The transponder shall he designed, to the extent possible, to minimize
weight, power consumption and cost. Reliability, shock and vibration specification
shall be consistent with standard commercial specifications. The transponder shall
be designed to meet all the electrical performance requirements of a space flight
model, but -not the packaging, reliability and space qualifications of a space flight-
model.
The MnItimade Transponder (MMT) along with the associated ground
support equipment (1VITAR) will be designed to demonstrate the following modulation
techniques
•	 i
FORWARD LINK
SQPN — STAGGERED QUADRIPHASE PN MODULATION
FREQUENCY HOP PREAMBLE FOR ACQUISITION
215 CHIP PN CODE LENGTII
RETURN LINIZ.
SQPN — STAGGERED QUADRIPIIA.SE PN MODULATION
218 CHIP PN CODE — TRANSPOND MODE
215 CHIP PN CODE -- RETURN ONLY MODE
ASYNCHRONOUS DATA MODE
DUAL DATA MODE
CONVOLUTIONAL ENCODING AND DECODING
SYSTEM
S--BAND TRANSMIT AND RECEIVE
AGIPA INTERFACE
DOPPLER CORRECTION
RANGE CORRECTION
1-4
The following functions will be simulated with various combinations of the transponder
subluaits and associated ground equupment:
a. Reception, demodulation, and delivery to the user spacecraft of
command signals received by the transponder via the forward link.
b. Acceptance, modulation, and transmission via the return link of the
telemetry data generated by the spacecraft user.
C . Reception via forward link, processing on board, and retransmission
via return link of coded signals suitable for ranging and range--rate determination.
1.4
	 REPORT CONTENT
Section I of this report contains the historical background for the TDRSS
Multimode Transponder prograin and briefly outlines the objectives and tasks associated
ff	 a
lti	 with the program.
Section II presents the TDRSS Multimode Transponder equipment configura-
tion.It summarizes the modes of operation and provides a basic functional description
of the equippmem. and provides the rati.onal$. for some of the design features.
Section III contains a detailed functional description of the TDRSS Multi-	 i
mode Transponder design which consists of two major groupings of equipment; namely,
the Multimode Transponder equipment (MMT) and Multimode Transponder and
Receiver equipment (MTAR) .
Section IV provides a detailed mechanical description of all major assem-
blies. Equipment capability with respect to environment and interface are discussed
and size, weight and power specifications are included.
Section V presents the resulting equipment characteristics and performance.
The equipment specification has been updated to include all contract modifications. A 	
t
copy of the acceptance test data is included.
Section VI includes the conclusions and recommendations for future
application.	 j
SECTION II
SYSTEM DESCRIPTION
System concepts for the TDRSS Multimode Transponder equipment are
described in this section. The terminal equipment configurations are shown, the
various anodes of operation are summarized, and a basic functional description i
presented to provide insight to the system concepts which are presented in the latter
portions of this report. This section also describes the operational procedures for
the equipment and provides a rationale for many of the design features.
2,1
	
EQUIPMENT CONFIGURATION
2.1,1
	 MTAR EQUIPMENT
The complement of equipment which comprises t;ie Multimode Transmitter
and Receiver (MTAB.) equipment is depicted in figure 2-1. T.Us equipment performs
the functions of transmi% and receive equipment for an eventual TDRSS ground station.
The MTAR equipment group consists of seven major chassis: (1) Control-Display Panel,
(2) Signal Processor, (3) Receivers-Transmitter, (4) Power Supply, (5) MX 270B Bit
Error Rate Analyzer, (0) Signal Monitor Panel and (7) LV7015 Convolutional Encoder-
Viterbi Decoder.
2.1.2	 MMT EQUIPMENT
Figure 2-2 reveals the configuration of the Multimode Transponder (MMT)
equipment. This group of equipment simulates the functions of a transponder which
will be part of an eventual TDRSS user transponder satellite. This equipment group
consists of six major assemblies: (1) Power Supply, (2) Receiver Transmitter,
(3) Signal Processor, (4) Control--Display Panel, (5) MX 270B Bit Error Rate Analyzer
and (G) Signal Monitor Panel.
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Figure 2-2. Multimode Transponder
(MMT) Equipment
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2.1,3	 SYSTEM TEST INTERFACE
The MATT and MTAR equipments are designed to be used in a laboratory
•	 simulation of the TDRS system. The MMT represents the functions that could be
implemented in a multiple access us:x transponder operating at S-Band. The ATTAR
represents compatible ground station transmit and receive functions. Figure 2-3
depicts the MMT and MTAR relationships for TDRSS simulation,
The setup for TDRSS simulation tests at Applied Physics Laboratory is
shown in figure 2-4. The diplexer shown is part of the MMT equipment. The antenna
shown connected to the MMT diplexer is part of the laboratory equipment. Although
not shown, the ATTAR equipment includes a diplexer and S-Band circuitry for MATT/
ATTAR back-to-back testing. The MATT and ATTAR equipments use the MX 270B to
generate and analyze digital data for measurement of link performance in terms of
bit error rates.
TDRSS
k	 2287.5 MHz - MULTIPLE ACCESS
USER
2106.40625 MHz - MULTI PLE ACCESS
	 SPACECRAFT
(MMT)
(MTAR)
275-906
UNCLASSWiEP
Figure 2-3. TDRSS Configuration
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I	 ANTENNA	 I
FORWARDLINK	 AGIPA
ANTENNA	 ANTENNA
AGIPA/APL
(TDRS RELAY SATELLITE)
AGIPA/APL
(GROUND TERMINAL)
DIPLEXER
TRANSMITTER	 RECEIVER MTAR
SIMULATED LINK
USER SPACECRAFT TO
TDRS RELAY SATELLITE
SIMULATED LINK
TDRS RELAY SATELLITE
TO GROUND TERMINAL
1175-5789
UNCLASSIFIED
RECEIVER	 TRANSMITTER MMT
DIPLEXER
Figure 2-4. TDRSS Simulation
2.2	 SYSTEM OPERATION
The MMT/MTAR operational parameters were designed to provide NASA
with flexible laboratory equipment for TDRSS simulation testing. The operational
modes and selectable data rates represent an S-Band multiple access user. The code
and data rates a.ve a compromise resulting from the economical implementation of the
S-Band modification of the earlier VHF/UHF equipment.
2.2.1	 CONTROL FUNCTIONS
The selectable modes of operation include modulation mode, link mode,
data rates and data modes on the return link. The forward link is the transmission
from the MTAR to the MMT. The return link is 0 . transmission from the MMT to
the MTAR. The carrier frequencies for the forward and return links are shown in
figure 2-5. The MMT and MTAR may be operated directly back-to-back using the
S-Band diplexer shown on the MTAR.
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RECEIVER	 I TRANSMITTER
	
MMT
- I	 DIPLEKER	 I
FORWARD LINK
	
RETURN LINK
2106.40625 MHz	 2287.5 MHz
AGIPAIAPL
D
401.0 MHz
S 
[DIP
TRANSMITTER
3175-5788
UNCLASSIFIED
137. D MHz
RECEIVER	 I MTAR
Figure 2-5. frequencies Plan
The control panel selectable modulation mode, are PSK, SQPN and TEST.
The PSK anode is phase shift keying where the digital data is biphase modulated on the
Rf carrier.
In staggered quadripha.se pseudonoise (SQPN) modulation anode a frequency
hop preamble is used in the forward link for signal acquisition. The equipment auto-
matically switches from frequency hop to SQPN. The SQPN mode does not employ an
acquisition preamble on the return lint:. The TEST mode holds the forward link in
frequency hop mode for testing purposes.
The control panel selectable link modes are coherent transpond, non-
coherent transpond and return only. In coherent transpond the MiAT does a coherent
carrier and code turnaround of the MTAR signal. Range and range rate measurements
can be made in coherent transpond mode. Noncoherent transpond mode uses separate
carrier and code oscillators for the return link. The established return link is
preservedwhen the forward link is dropped to go service another user. The return
only mode enables the 111 AIT to establish the return lint: without the necessity of
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acquiring the forward link each time. The return only mode makes use of a code shoat
enough for the MTAR receiver to search the enure length of the code. Since the Forward
link (in SQPN) always uses the frequency hop preamble for signal acquisition, the link
mode selection really determines the characteristics of the return link.
The forward and return link datLa rates and data modes are shown in
figure 2-6. The fompard link modulates a single data stream which is synchronous with
the SQPN code. The return link can modulate single or dual data simultaneously with
capability to demodulate only one data stream iii the MTAR receiver. The data can be
either synchronous or asynchronous with the SQPN code. Convolutional encoding can
be applied to the return link data for evaluation of the bit error rate improvement with
encoding.
RECEIVER	
I
TRANSMITTER MMT
DIPLEXER
FORWARD LINK RETURN LINK
iCOMMAND( {TELEMETRY}
DATA RAVES DATA RATES
234.375 BPS 937.5 BPS868.750 BPS 10K	 BPS X2- WITHENCODING
937.5W BPS 30K	 BP5 J
VOICE (PDM 10 KHZI 80K	 BPS
VOICE iPDM 10 KHZ)
AGIPAIAPL
MODES
SINGLE DATA STREAM SINGLE/DUAL
SYNCHRONOUS WITH PN CODE SYNCHRONOUS/ASYNCHRONOUS	 i
CONVOLUTIONAL ENCODING
DIPLEXER
TRANSMITTER RECEIVER MTAR	 1
275-909
r
UNCLASSIFIED
-	 i
Figure 2-6.  Data Rates and Modes
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2.2.2
	 OPERATIONAL PROCEDURES
The MiTWr and WAR equipments were designed for laboratory simulation
of TDRSS operation. With the MMT simulating a user spacecraft each control panel
switch setting represents the command status sent via the forward link. The MTAR
control panel settings would be selected by station personnel in a TDRSS ground
terminal. Both range and rmige rate corrections are applied at the ground terminal
to simplify the spacecraft hardware.
The MMT and WAR controls were designed for the following operational
scenario.
2.2.2.1	 Forward Link
The acquisition sequence on a forward link of the multiple access service
is as follows:
a. Ground station directs a transmit beam from TDRSS to user.
b. Inserts user address which selects preamble hopping code and the
subsequent PN code to be transmitted.
c .
	
Inserts a priori range rate information (doppler estimates plus
estimate of satellite VCO offset due to long term drift) .
d. Transmit rH preamble for 16 seconds and switches to PN mode.
e. MeanwIffle, satellite receiver, upon acquiring FH signal, switches to
PN mode and begins a PN search, acquires and subsequently establishes a PN track
mode.
f. Ground station transmits command data.
2.2.2.2	 Return Link
The acquisition sequence on a return link of a multiple access service is
as follows:
a.	 Perform forward link acquisition.
b . User receives a command message: (1) If command message does
not request a return link response, no return mode occurs. (A return link may already
be established.) (2) If the command message requests a coherent transpond mode, all
transmit frequencies are synthesized from the receiver STCO. (3) If the command
message requests a noncoherent transpond mode, all transmit frequencies are synthe-
sized from a fired frequency reference oscillator.
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C. In coherent transpond mode, the return link transmit PN coder is
synchronized to the receiver PN code and, if applicable, the return link antenna is
pointed and a PN transmission begins.
d. AGIPA is supplied with pointing information for initial acquisition.
Meanwhile, the ground receiver gets a range and range rate estimate and begins a
PN search.
e. When PN acquisition is accomplished, a two way range and range
rate measurement is made in a coherent transpond mode.
f. After return link acquisition is completed, a command word is sent
to the user to begin a telemetry data dump.
g. If the return link is to be retained when the forward link is dropped
to go service another user, then a command message is sent to put the user space-
craft in noncoherent transpond mode.
3.3.2.3
	 Return Only Link
After forward link acquisition, the user spacecraft can be commanded to
the return only mode in which the return link transmission is initiated by the user.
a. Perform forward link acquisition.
b. User receives command message for return only mode.
c. Ground terminal receiver is switched to return only anode. The
receiver uses a short PN code sequence and searches the entire code length.
d. Return link transmission and data dump is controlled by user.
e. Ground receiver searches until PN signal is acquired and demodulates
data.
f. When the user ends a transmission, the ground receiver goes back to
a continuous search mode.
2 , 3	 BASIC FUNCTIONAL DESCRIPTION
The Multimode Transponder (MMT) and Multimode Transmitter and
Deceiver (MTAR) equipments are designed to form a two-way digital communications
link for laboratory simulation of the TDRS system, The back-to-back equipment
configuration is shown in figure 2-7. The forward link is defined as the transmission
from the MTAR transmitter to the MMT receiver, The return link is defined as the
transmission from the MMT transmitter to the MTAR receiver. In addition to the
S-Band lin1cs shown two of the original VHF/UHF frequencies were preserved for
interface to the TDRSS laboratory equipment.
RECEIVER	 TRANSMITTER MMT
DIPLEXER
FORWARD LINK	 RETURN LINK
2106.40625 MHz	 2267.5 MHz
401.0 MHz	 137.0 MHz
bIPLEXE=R
TRANSMITTER_
	
RECEIVER	 E MTAR
1175-5790
UNCLASSIFIED
Figure 2-7. Two-Way Digital Communications Link
for Laboratory Simulation
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	2.3.1
	 MTAR. FUNCTIONAL DESCRIPTION
The WAR simplified block diagram is shown in figure 2-8. A digital data
stream representing forward link command c vita, is modulated on an RF carrier
synthesized from either an internal oscillator or an external frequency reference. The
transmit signal can be used directly at 401 MIN or converted to S--Band (2106.40625 MHz) .
The receiver demodulates the return link data stream which represents telemetry data
from a user spacecraft. The receiver can demodulate either the S--Band signal
(2287.5 MHz) or a 137 MHz signal.
In the MTAR., five receive local oscillator signals and three transmit LO
signals are syntheiszed. The transmit and receive IF chains are shown in figure 2-9.
The receive LOO I s are synthesized from the carrier track VCO in the receiver.
	
2.3.2	 MMT FUNCTIONAL DESCRIPTION
The MMT simplified block diagram, is shown is figure 2-10. The command
data is demodulated from the received forward link signal. The forivard link S-Band
signal is centered at 2106.40625 MHz . The transmit R.F carrier frequency of 2287.5 MHz
401 NZ	 137 MHZ
802150.5 MHz
2287.5 MHz
1175-5792
UNCLASSIFIED
45	 11L1 L.1%WVUL	 1.2510.750
1F	 >F-(IF	 TELEMETRYDATA
57 	 1.25
RECEIVER
Figure 2-9. WAR Transmit and Receive IF Chains
+	 1
 MODULATOR	
S-BAND
TELEMETRY	 DIPLEXER
DATA
RECEIVER
COMMAND
DATA
VCO
TRANSMIT
	
RECEIVE
FREQUENCY
	
FREQUENCY
SYNTHESIZER
	
SYNTHESIZER
OSC
UNCLASSIFIED
Figure 2-10. IIMT Simplified Block Diagram
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is synthesized from either the receiver VCO or an internal. oscillator. Digital
data representing telemetry data is modulated on the return link carrier.
In the MMT five receiver local oscillator signals and two transmit LO
signals are synthesized. The transmit and receive IF chains are shown hi figure 2-11.
1705.40625
2106.40625 MHz
1175-5793
UNC LASSI F! ED
137	 2150.5
TELEMETRY	 137	 2287.5
DATA	 PA
TRANSMITTER
80	 84	 15	 1.25
COMMAND
DATA
RECEIVER
Figure 2-11, MMT Transmit and Deceive IF Chains
2.4
	 SYSTEM DESIGN
Rationale for the TDRSS Multimode Transponder System design is presented
in this section. The concepts for the pertinent implementation techniques are described
a
^T
n
^
t
l1
i 
^^yy
ma,ly of the important operational sequences are summarized in the followhig
• discussions.
2.4.1	 DESIGN PARAMETERS
i
The design parameters used for the modification of the MMT/MTAR equip-
ments to simulate the TDRS system are listed below.
FORWARD LINK — WAVEFORM PARAMETERS
PREA MB LE:
TYPE	 PSEUDORANDOM FREQUENCY HOP
CODE GENERATION
	
PRIMITIVE ROOT
CODE PERIOD	 256 HOPS
HOP RATE	 2.5 kHz
SPACING	 10.0 kHz
REPETITION INTERVAL	 102.410
PN MODULATION:
TYPE
CODE FAMILY
CODE PERIOD
PN CHIP RATE
RE, EPETITION INTERVAL
PSK MODULATION:
TYPE
SQPN -- STAGGERED QUADRIPHASE
PSEUDONOISE
MAMMAL CODE PAIRS AUGMENTED BY
ONE CHIP
2 18 CODE CHIPS
2.56 MHz
102.4 MS
PSK - BIPHASE PHASE SHIFT KEYING
i
3
7
a
2--1.7
FORWARD LINK — RF SIGNAL PARAMETERS
i
TRANS101T
FREQUENCY
SIGNAL LEVEL
BANDWIDTH
E	 RECEIVE
€	 FREQUENCY
FREQUENCY UNCERTAINTY
NOISE FIGURE
MAXIMIJM SIGNAL
PLUS NOISE
MINIMUM SIGNAL
OUTPUT FROM AITA R
401 MHZ (WITH DOPPLER COMPENSATION)
-4 dBm
5 MHz
INPUT TO MMT
2106.40625 MHz
700 Hz NOMINAL, 3000 Hz MAXIMUM
5.0 dB MAX
-100 dBm
-136 dBm
FORWARD LINK — DIGITAL DATA PARAMETERS
COMMAND DATA:
MODULATION
RATES (CONTROL PANEL
SWITCH SELECT)
WORD LENGTH
EXTERNAL INTERFACE
DATA CLOCK:
TX CLOCK
RX CLOCK
EXTERNAL INTERFACE
SYNCHRONOUS BIPHASE DIFFERENTIAL,
NRZ-M
234.375 BPS
468.75 BPS
937.5 BPS
10K PDM VOICE
MX 270 FOR TESTING
TTL COMPATIBLE
SYNCHRONOUS, MTAR SUPPLIED
SYNCHRONOUS, MMT SUPPLIED
TTL COMPATIBLE
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RETURN LINK — WAVEFORM PARAMETERS
PN MODULATION:
TYPE	 SQPN - STAGGERED QUADRIPNASE
PSEUDONOISE
CODE FAMILY
	
MAXIMAL CODE PAIRS AUGMENTED BY
ONE CHIP
CODE PERIOD	 218 CI-ffPS - TRANSPOND MODE
2 15 CLIPS -- RETURN ONLY MODE
PN CHIP RATE	 2.56 MHz
REPETITION INTERVAL
	
	
102.4 MS - TRANSPOND MODE
12.8 MS - RETURN ONLY MODE
PSK MODULATION:
TYPE	 PSK - BIPHASE PHASE SHIFT KEYING
RETURN LINK — RF SIGNAL PARAMETERS
TRANSMIT	 OUTPUT FROM MMT
FREQUENCY	 2287.5 MHz
SIGNAL LEVEL	 --25 dBm
RECEIVE
	
INPUT TO MTAR
FREQUENCY	 137 MIlz (WITH DOPPLER COMPENSATION)
FREQUENCY UNCERTAINTY	 700 Hz NOMINAL, 3000 Hz MAXIMUM
SIGNAL LEVEL	 -100 dBm
BANDWIDTH	 5 ATHz
RETURN LINK -- DIGITAL DATA PARAMETERS
E
)
,.3
J
TELEMETRY DATA:
MODULATION	 SYNCHRONOUS OR ASYNCHRONOUS BIPHASE
DIFFERENTIAL, NRZ -M
SINGLE DATA INPUT	 BIPHASE DATA AlODULO--TWO ADDED TO
BOTH CODES OF THE MAXIMAL PAIR,
DUAL DATA INPUT	 EACH OF TWO DATA STREAMS MODULO TWO
ADDED TO INDIVIDUAL CODES. SELECT ONE
DATA STREAM FOR DEMODULATION AT
THE MTAR
2-1J
1i
t
i
10K BPS	 20K BPS	 With
Without	 Encoding30K BPS	 Encoding 60K BPS	 -
80K BPS
10K PDM VOICE
WORD LENGTH	 MX 270 FOR TESTING
EXTERNAL INTERFACE	 TTL COMPATIBLE
DATA ENCODING:
TYPE
	 CONVOLUTIONAL, NONSYSTEMATIC,
TRANSPARENT
CONSTRAINT LENGTH	 7
CODE RATE
	 1/2
DATA DECODING:
TYPE
	 EXTERNAL USING LINKABIT CORP.
MODEL LV7015 VITERBI DECODER
INTERFACE
	 3 BIT QUANTIZATION
(FOR SOFT DECISION DECODING)
DATA CLOCK:
TX CLOCK
RX CLOCK
EXTERNAL INTERFACE
AGIPA INTERFACE
TRANSMIT (FORWARD LINK)
FREQUENCY
SIGNAL LEVEL
BANDWIDTH
IMPEDANCE
CONNECTOR
SYNCHRONOUS, MMT SUPPLIED
ASYCHRONOUS, USER SUPPLIED
SYNCHRONOUS OR ASYCHRONOUS, MTAR
SUPPLIED
TTL COMPATI=BLE
OUTPUT FROM MTAR
401 MHz
-4 dB m
5 MHz
50 OHMS
SMA
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iRECEIVE (RETURN LINK)	 INPUT TO MTAR
FREQUENCY	 137 MHz
SIGNAL LEVEL	 --100 dBm
BANDWIDTH	 5 MHz
IMPEDANCE	 50 OHMS
CONNECTOR
	
SMA
-	 i
LOCAL REFERENCE	 OUTPUT FROM MTAR
FREQUENCY
	
10.75 MHz
SIGNAL LEVEL	 --10 dBm
BANDWIDTH	 5 MHz
IMPEDANCE	 50 OHMS
CONNECTOR	 SMA
FREQUENCY REFERENCE 	 INPUT TO MTAR,
FREQUENCY	 5 MHz
SIGNAL LEVEL
	
0 dBm
IMPEDANCE	 50 OHMS
CONNECTOR,
	
SMA
IN SYNC (DATA ON)	 OUTPUT FROM MTAR	 j
SIGNAL LEVEL	 TTL (LOW = SYNC)
SN75110 DRIVING TWISTED PAIR
DIGITAL DATA CLOCK	 OUTPUT FROM MTAR	 I
TTL - SN75110 DRIVING TWISTED PAIR
2.4.2	 MODULATION TECHNIQUES
j
The MMT/MTAR equipments use three types of modulation for the forward 	 s
and return link communications signals. The PSK mode is conventional biphase phase
d
shift keying. The SQPN is staggered qua.driphase pseudonoise. The .frequency hop
preamble used for forward link acquisition is a distinct modulation type even though its
only function is to aid the SQPN link acquisition. i
2.4.2.1
	
Frequency Hop
Frequency hop modulation is used to shorten the time required to establish
an SQPN forward link. Assuming there is no prior real-time code relationship the
entire 218 chip or 102.4 ms time uncertainty must be resolved. At a search rate of	 3
1850 chips per second it could take 87 minutes to search the entire 2 chip code length.
Use of the frequency hop preamble reduces the forward lin g acglusit^ion time to
15 seconds.
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2.4.2.1.1 Frequency Hop Acquisition
The frequency hop preamble shortens acquisition rime by dividing the PN
code sequence into 256 discrete time slots. The PN code sequence is synchronized to
the hop sequence as shown in figure 2-12. For example, frequency hop period number
one is coincident with the first 1024 chips of the PN code sequence.
Hop search occurs at the same rate as PN code search. When the frequency
hop mode resolves the transmit-receive time uncertainty to within one hop frequency
slot, the maximum PN code uncertainty is reduced from 262,144 chips to less than
1024 chips. This is done in the time it would take to search 256 PN code chips. After
the transmitter switches from hop mode to PN mode, the receiver searches out the
remaining time uncertainty.
since PN synchronization requires full coincidence, the switch to PN from
a condition of 25 percent hop coincidence would require the PN search to move the
receive code 300 microseconds (3/4 hop) later in time. At a search rate of 50 chips
per second, this would take over 30 seconds for two search passes. After hop coinci-
dence is declared the MMT enables a hop track loop for 5 seconds before switching to
PN. The hop track reduces the time difference to less than 20 microseconds. The
PN search of }64 chips takes approximately 5 seconds for two passes. Thus the hop
track implementation results in a net acquisition time improvement of up to 20 seconds.
2.4.2.1.2 Frequency Hop Signal
The frequency hop signal consists of a timed pseudorandom sequence of
carrier frequencies. The frequency spacing is 10 kHz with 128 frequencies above the
nominal carrier frequency and 128 frequencies lower than the nominal carrier frequency.
MASTER RESET	 --------,o-j a	 10 F	 A^ ...^.^^
PN CODE SEQUENCE ----- 	 2 i CHIPS
HOP SEQUENCE	
SOT 2 6 SLOT 1 + SLOTa2^	 SLDTO255 ` SLOT 256 S0a1
400pS
102.4 MS
1175-5794
UNCLASSIFIED
Figure 2-12. Hop and PN Code Timing
i
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Each frequency is held for 400 microseconds so that the 256 step sequence is repeated
every 102.4 milliseconds.
In the MMT/MTAR. implementation it was found that with a minimal
addition of hardware the time uncertainty for the IAN search to resolve could be
reduced from 300 microseconds to approximately 20 microseconds. The hop search
is in 1/4 hop period steps. With a strong signal input the sequential detector can
declare hop sync and stop search with only 1/4 hop period coincidence as shown in
figure 2-13. In figure 2-13 assame that the receive loop sequence was searched to
the port shown by moving from left to right 1/4 hop at a time.
The carrier frequency offsets are accomplished by using a digitally con-
trolled vector addition to rotate the phase of the modulator output. The rate of vector
rotation determines the offset from the nominal carrier frequency. By using two
balance modulators with an inphase and a guadrature carrier eight different output
carrier phases can be obtained. Figure 2--14 shows the sequence of carrier vector
rotation.
The I and Q are quadrature carriers whose amplitudes are either 1 or 0 and
whose phases are either 0 0 or 180 0 , depending on the desired phase shift of 1+ Q. To
phase modulate the output carrier by 360°, we simply carry out the addition steps 1 to
8 as indicated. For -3600 modulation, we reverse the order of steps (i.e., 8 to 1) . In
any case, the stepping rate determines the amount of frequency offset from an unmodu-
lated carrier. Because I and Q are constant-amplitude sinusoids, I+ Q will have a
3-dB amplitude variation but this is removed by putting the output through a limiter.
'I
FREQ FREQ FREQTRANSMIT HOP SLOT 4 SLOT 5 SLOT 6
SEQUENCE i	 i	 i iii i	 i	 i
FREQ FREQ FREQ
RECEIVE HOP
.,•••	 •.
SLOT 5 SLOT 6 SLOT 7
.»
SEQUENCE
'	 HOP 5-^COINCIDENCE
1575-5795
•	 UNCLASSIFIED
Figure 2--13. Strong Signal Hop Coincidence
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STEPS 1 2 3 4 5 6 7 8 1
I+4 ..' ^. ...
1175-5796
UNCLASSIFIED
Figure 2-14. Carrier Phase Rotation
The implementation to carry out the vector addition of I and Q is shown
in figure 2--15. The balance modulators generate the two phases, 0° and 180 1 , of the
quadrature carriers which are gated to the I and Q summation in accordance with the
vector diagram. In frequency hop mode, 01, C2, G1 and G2 are logical functions
of a 3-bit U/D counter's content which represents the eight vector steps. The eight
steps are clocked in sequence with the signals to the modulator gated in the following
manner:
GI
C1
CARRIER
C1	 1
io
for steps 1, 2, 8
otherwise
C2 =	 11 for steps 2, 3, 40 otherwise
G1 =	 1 (open switch) for steps 3, 70 (close switch) otherwise
G2	 ^ 1 (open switch) for steps 1, 50 (close switch) otherwise
BAL
MOD
4t1^
9-SHIFT
	
C2	
HAL
MOD
02
	
974-7792
 FEP	 Figure 2-15. Modulator for FH and SQPN
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CARRIER
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The sequence of offset frequencies or rates of vector rotation are stored
in a 256-word programmable memory. The hop sequence code was generated by the
primitive root techique. The technique is based on the existence of a primitive root g
such that the sequence g forms N distinct numbers modulo p. The sequence has a
period N = p--1. The frequency hop code for the MMT/MTAR, uses the prime number
257 to generate a 256-word sequence using the primitive root 27. The sequence is
listed below with a few of the carrier offset frequencies.
Frequency Carrier
Slot Number Offset Frequency
1 +	 10 IdIz
2 + 270 Id-1z
3 - 870 kI-Iz
4 -- 230 kHz
5 -- 940 IMz
6 + 830 kHz
.255	 +1040 kH-,
256	 --1100 IcHz
2.4.2.2	 Staggered Qua.dripha.se Pseudonoise
The modulator implementation used for frequency hop can be easily
adapted for use with staggered quadriphase pseudonoise (SQPN) modulation. To use
the modulator in figure 2--15 for SQPN we close the switches at the outputs of the two
balance modulators and replace the C1 and C2 hop codes with two pseudonoise codes.
Since all of the signals mentioned are TTL digital signals, the addition of a few Logic
gates will allow conversion from one anode to the other at the flip of a switch.
The staggered quadiiphase pseudonoise waveform is generated by summing
two biphase modulated quadrature carriers which have been modulated by two PN
sequences displaced 1/2 clop with respect to each other. figure 2-16 shows the SQPN
implementation with the addition of a half chip delay for one of the codes. The PN code
delay is part of the digital conversion for SQPN modulation and is not used in frequency
hop mode.
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Figure 2-16. Staggered Quadripha.se Pseudonoise
Figure 2-16 shows the resulting carrier phase transitions for each 1/2 chip
of the codes. The characteristics of the SQPN spectrum are obtained by limiting the
mmdmum phase change to 90° . As shown, the resultant phase rotation can only be
0 or r/2 during any code chip transition. The SQPN sidelobes can be filtered to
eliminate adjacent channel interference, The sidelobes are not regenerated after
passage through a nonlinear device.
2.4.3	 RECEIVER DESIGN
The basic MMT receiver is capable of detecting hop correlation with up to
3 kHz of doppler offset, correcting for the doppler offset to within 100 Hz, performing
a timed hop track, detecting SQPN correlation and tracking both the carrier and the
code. The signal acquisition sequence is determined by the program in the system
controller. The receiver functions are enabled by and provide decision feedback to the
controller.
z
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CARRIER	 CARRIER
TRACK	 VCODETECTOR	 10 MHr
--I^ CUUETRACK
DETECTOR
HOP
TRACK
DETECTOR
TO
CARRIER
L. O.
SYNTHESIS
CLOCK
VCO
10 24 MHr
k
Both frequency hop and SQPN are coded time sequence modulations. The
MA1T receiver correlates or decodes the received signal by mixing it with a locally
generated signal containing the same code sequence. When the locally generated
signal is timed to line up with the code on the received signal, the mixer output is a
narrowband signal containing the data modulation and doppler frequency offset of the
received carrier. The mixer where this occurs is often referred to as the correlater.
As shown in figure 2-17, the local reference signal is made by modulating the 15 MHz
local oscillator signal with either the hop sequence or the SQPN code.
SIGNAL
CDR RELATOR 1 25 MHz IF
RECEIVE	 ISIGNAL!
IF
16 25 MHz
POWER	 FILDIVIDER	 CORRELATOR
^1.25 MHz IFLO.	 (EARLY/LATE)15 MHz	 LOCAL
FIEFERENCEE/L
HOP CLOCK
HOPISQPN CONTROL
SQPN	 ENABLE
CODER	 SEQUENTIAL SEO STEP
DETECTOR
HOP	 SEOSYNCSFOUENCE
GENERATOR
i
HOP CLOCK
SEARCH	 HOP SEARCH STEP
CONTROL
SQPN
CODE CLOCK
SEARCH	 CODE SEARCH STEP
CONTROL	 CODE SEARCH DIRECTION
CONTROLLER
1175-5798
UNCLASSIFIED
Figure 2-17. MMT :acquisition and Track Configuration
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In the MMT receiver, the frequency hop signal is acquired first and then
the receiver switches to SQPN. The search and tract. functions for hop and SQPN are
different although some of the implementation is used for both modes. Both modes
use the sequential detector to detect correlation. The sequential detector is a non-
coherent detector using an integrate and dump technique to test for signal build up.
When the sequential detector has looked for a stMcient length of time to determine
that correlation has notbeenreached, a step pulse is sent: to the controller. The
controller sends a search pulse to the appropriate clock control which causes the
locally generated code to precess the time equivalent to 1/4 of a code bit. When
f
correlation is reached the search sto s and +li ra controller advauaes to the next step	
%n the acquisition sequence.
The code traeking for SQPN anode is derived from a correlaior with the
local reference signal present only for the code t musitions. The early/late reference
is gated on for 1/2 chip before and 1/2 chip after each state change of the code. The
detected error signal corrects the clock VCO wl-.ch provides the code clock reference
frequency. The hop sequence tracking compares the detected carrier signal with the
hop clock for the locally generated sequence. The detected error signal corrects the
clock VCO which drives the hop sequence generator.
The signal demodulator portion of the MWT receiver is implemented with
an acquisition sequence interface with the controller. The sequence of code search,
track and automatic frequency correction is determined by the controller program..
A functional block diagram of the 4TIMAT signal demodulator is shown in figure 2-18.
This description follows the approximate sequence of events performed for signal
acquisition. When the receiver is in the initialized condition waiting for the hop
preamble, all three loop filters are dumped and the automatic frequency control (AFC)
function is disabled. At initialization a load zero offset command returns the AFO to
the nominal center frequency position.. The controller performs hop search by retard-
ing the relative time of the locally generated hop sequence by 1/4 hop slot each time
the sequential detector dismisses and outputs a sequential step pulse.
When the locally generated hop sequence is in coincidence with the received
hop sequence, the sequential detector declares sequential sync and stops putting out
sequential step pulses. When the locally generated and received hop sequences are. in
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Figure 2-18. M1VIT Signal Demodulator
coincidence, the carrier frequency offsets cancel out in the correlator mixer. The
resultant IF signal has only the doppler offset of the received signal. In order to
detect the signal at the required threshold level with up to 3 kHz of doppler, the
sequential detector consists of five sections of 600 Hz bandwidth. The five filters
cover the band from 0 to 3000 Hz.
After the detection of hop coincidence, the hop loop filter is enabled. The
hop search can stop the local hop sequence at any point from nearly complete hop time
slot coincidence to less than 1/4 slot coincidence. With a strong signal 1/4 hop time
coincidence is sufficient to declare hop coincidence (see figure 2-13). Near threshold
full hop slot coincidence will be necessary for adequate signal build-tip in the sequential
detector.
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The hop track detector compares the detected hap slat coincidence time
with the hop clock used for the hop local reference signal. The filtered output of the
hop track detector stews the clack VCO which provides the reference for the hop
timing. As shown in figure 2-19, during the fixed hop track time the code loop filter
and automatic frequency correction are disabled. The hop loop filter output is the only
dynamic signal controlling the VCO at that time. The five seconds of hop track mode
reduce the code time uncertainly to less than 20 microseconds. The hays track remains
enabled until the doppler correction is completed.
Next, the AFC is enabled to perform the doppler correctiLa. The maximum.
of +3 kHz of carrier doppler is resolved to within 100 Hz of nominal frequency. A
correction voltage is applied to the carrier VCO which is the frequency reference for
the local oscillator synthesis. Correction with appropriate scaling is also applied to
the clock VCO which is the frequency reference for the hop code, PN code and data
clocks. The AFC is implemented to detect the sign of the offset and step in 100 NZ
increments from nominal to 3000 Hz. A detector stops the searchto tell the controller
that doppler correction is complete. The frequency discriminator output voltage will
also be within the window of the detector with no receiver input signal.
When doppler correction is completed, the controller switches from hap to
SQPN mode. The local reference signal to the correlator is now the SQPN signal.
While in hop, the SQPN code timing was derived from the hop sequence. Thus the hop
mode reduced the time uncertainty between the received SQPN code and the locally
generated SQPN code to less than 20 microseconds. When the MMT switches from hop
mode to SQPN mode, the SQPN code timing is released from the hop tin Ling in order
to perform a bidirectional code search to resolve the remaining time uncertainty.
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SEC'T'ION III
FUNCTIONAL DESCRIPTION
The Multiniode Transponder (MMT) and the Multimode Traa-rismitter and
Receiver (MTAR) units functional description is provided in this section.
3.1	 GENERAL DESCRIPTION
This section contains a description of the MTAR (simulated ground
terminal) and the MMT (simulated user spacecraft) equipment developed for evaluating
candidate modulation techniques and signal acquisition procedures for TDRSS.
The MTAR equipment consists of five chassis plus data error rate test
equipment and interconnecting cables.
a,	 The Receiver-Transmitter contains the RF to IF sections for both
the receiver and the transmitter.
b.	 The Signal Processor contains all circuits from IF to baseband for
both the receiver and the transmitter.
co	 The Control Panel houses all mode selection switches and indicates
the operational statues of the equipment.
d. The Monitor Panel provides input/output jacks for interconnection to
external equipment and signal monitoring.
e. The Power Supply provides all DC supply potentials to the other
four chassis.
The MMT equipment also consists of five chassis which are similar in
function and appearance to the MTAR equipment, The MMT equipment includes data
error rate test equipment and interconnecting cables.
3.1.1	 MTAR EQUIPMENT
The MTAR consists of a receiver and transmitter capable of operating at
either VHF/UHF or S--Band frequency. The transmitter functional block diagram is
shown in figure 3-1. The UHF output frequency is 401 MHz. For S--Band operation the
401 MHz is coherently translated to 2106.40625 MHz.
3--1
L._^__
HOP/SQPN
MODULATOR
ANTENNA
PORT
S-BAND
DIPLEXER
TRANSMIT	 PHASE
CARRIER	 LOCK
SYNTHESIZER	 MULTIPLIER
---- CARRIER
VCD
2 16	 TRANSMIT
TRANSMIT	 ----	 CODE CLOCK
CODER	 I	 SYNTHESIZER
W
N	 FREQUENCY HOP
GENERATOR
PUM
VOICE
AUDIO	 MODULATOR
DIFFERENTIAL
COMMAND
	
ENCODE
D TA^—
TRANSMIT
DATA CLOCK
DATA	 SYNTHESIZER
CLOCK
EXTERNAL
CARRIER
REFERENCE
XZ
(5 MHZ)
1175-5801
UNCLASSIFIED
401 MHZ
2106.40625 MHz
TO MTAR
RECEIVER
DOPPLER
OFFSET
CLOCK
VCO
TO RANGE
CORRECTOR
RANGE
START PULSE
3
Figure 3-1. MTAR Transmitter, Block Diagram
I
it
The MTAR transmit carrier is synthesized from a crystal controlled
VCO which can be manually offset to compensate for popplera In PSK mode digital
:	 data or PDM voice is balance modulated on the carrier, In SQPN mode the basebaiid
data is balance modulated on the carrier via a staggered quadriphase pseudo--noise
technique. A frequency hop preamble is used to speed up the SQPN acquisition time
for the forward link. For initial acquisition the MTAR transmits a frequency hop
modulation for a fixed length of time and then switches to SQPN modulation.
A clock VCO provides a stable frequency reference for the PN coder,
the frequency hop sequence generator and the transmit digital data clock. The trans-
mit clock VCO can be manually offset to compensate for Doppler. The transmit coder
puts out a range start pulse which represents the PN code all ones vector. The trans-
mit code start pulse is used with the receive code stop pulse to measure round trip
range (time) via the MMT coherent transponder.
The MTAR receiver fr ., tional. block diagram is shown in figure 3-2. The
MTAR receiver can operate at either 137 MHz or 2287.5 MlIz determined by appro-
priate RF connections on the front panel. The carrier local oscillator signals are
synthesized from the carrier VCO.
The fourth mixer stage serves as the correlator in the SQPN mode of
operation. The local reference circuitry balance modulates the receiver pseudo-noise
codes with the 3.0.75 MHz local oscillator signal. When the code on the received sig-
nal is in phase with the locally generated code, a narrowband IF signal results.
In the SQPN anode the code tracking loop Deeps the receiver reference code
in phase with the code on the received signal. In the receiver, the incoming signal
goes to a separate correlator and 1. 25 MHz IF amplifier. The local reference provides
this correlator with an early-late code from which a tracldng error signal is derived.
The error signal is filtered and drives the control line of the clock VCO. The clock
VCO provides the frequency reference for both the code clock and data clock synthesis.
The controller performs code search by advancing or retarding the code clock. In the
conventional PSK anode the clock VCO and synthesizer are used to recover the received
digital data clock.
The range correct function uses the range predict selected on the front
panel to phase the 218 receive code with respect to the MTAR transmit code phase. By
centering the receive coder search at the predicted round trip propagation time the
3-3
r137 MHz
2287.5 MHz	
ENCODED DATA
(TO VITERBI
DECODER)
FROM
DIPLEXER
(S-BAND)	 AUDIO
TELEMETRY
DATA
TRAM"AIT
	 HANUI:
CODE PHASE
	 STOP PULSE
1175-5602
UNCLASSIFIED
w
Figure 3-2. WAR Receiver, Block Diagram
1	 i	 i
search aperture and resultant return link acquisition time can be kept short. Range
correction is not applied to the 2 15 coder. The 215 coder is used in "return oily"
anode where there is no coherent turnaround of the foiivard link signal.
The anticipated Doppler frequency offset for the TDRS system is much
greater than the carrier loop bandwidth. The coarse frequency correction is entered
manually on the front panel using satellite ephemeris predict information. An auto-
matic frequency control resolves f3 kHz to allow for system and predict inaccuracies.
The demodulated digital data is differentially decoded. When in the con-
volutional encode anode a soft decision interface outputs the encoded data to a Viterbi
decoder.
3. I.. 2
	 MMT EQUIPMENT
The MMT functions as a transponder receiving the forward link signal trans-
mitted by the MTAR and transmitting a return link signal back to the MTAR. In the
coherent mode the MMT transmit carrier signal is synthesized from the receiver VCO
tracking the received signal. In the noncoherent mode the MMT transmit carrier sig-
nal is synthesized from an internal crystal controlled oscillator.
The MMT receiver functional block diagram is shown in figure 3-3. In
S-Band operation the receive signal is a nominal 2106.40625 MHz. The MMT receiver
demodulates either the frequency hop modulation or the SQPN modulation. The fourth
mixer stage serves as the correlator for either modulation. When the locally generated
sequence (hop or PN code) is in phase with the received signal, a narrowband IF signal
results.
For initial forward link acquisition the MMT receiver searches in frequency
hop mode until signal correlation is detected. In addition to hop search the controller
directs the sequence of events necessary to complete the signal acquisition. After hop 	 s
search stops, an automatic frequency correction is performed and the hop track func-
tion is enabled. The hop track brings the local reference and received signals to
within 20 microseconds of each other. The receiver switches to SQPN mode and waits
for the MTAR transmitter to switch to SQPN. Since the hop and SQPN codes are time
related, the time uncertainty for SQPN search is on the order of the 20 microseconds
obtained by hop track.
i
In the SQPN mode the code tracking loop keeps the receiver reference code
in phase with the code on the received signal. A separate correlator and 1.25 MHz IF
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s
amplifier is used for code tracking. The local reference provides this correlator
with an early-late code from which a tracking error signal is derived. The error sig-
nal is filtered and drives the control line of the clock VCO to provide the frequency
reference for both the code clock and data clock synthesis. The controller performs
code search by advancing or retarding the code clock with an IPM in the code clock
synthesizer. In the conventional PSK anode the clock VCO drives a data clock IPM to
recover the clock for the received digital data.
The MMT implementation includes front panel manual frequency offset to
compensate for simulated Doppler offsets set at the MTAR transmitter. A laboratory
set-Lip will simulate aDoppler frequency with a carrier offset rather than with actual
relative motion of the transmitter mid receiver. An automatic frequency control
resolves ±3 ldlz to allow for system inaccuracies.
The MMT transmitter ftv-ictional block diagram is shown in figure 3-4.
The S-Band output frequency of the MMT transmitter is 2287.5 MHz. The MMT trans-
mit carrier is synthesized from either the receiver VCO or an internal carrier oscil-
lator. The clock for code and data clock synthesis comes from either the code track
VCO or an internal clock oscillator.
In PSIS mode, digital data on PDM voice is balance modulated on the
carrier. In SQPN mode the baseband data is balance modulated on the carrier with a
staggered quadriphase pseudo-noise technique. For coherent and noncoherent link modes
a 2x8 chip code length is used. Return only mode uses a 2x5 chip code length.
Convolutional encoding may be applied to the digital data transmitted on
the return link. Return link aigital data is differentially encoded. When the dual data
mode is selected, a different data stream may be applied to each of the two balanced
mixers in the SQPN modulator. In the synchronous data mode a data clock output
drives the external data source. In the asynchronous anode an external data source
must provide a data clock to the MMT.
3.2	 MMT (SIMULATED  USER. TRANSPONDER)
The Multimode Transponder (WIMT) consists of a receiver-transmitter
chassis, signal processor chassis, control panel, signal monitor panel and power
supply chassis. This section gives a detailed functional description of each of these
assemblies. The error rate test equipment used with the ATMT is described in
section 3.4.
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3.2.1	 RECEIVER-TRANSMITTER CHASSIS
The receiver-transmitter chassis contains the high frequency elements that
connect directly to an antenna with both transmit and receive signals. The transmit
section of the RT chassis converts a modulated 137 MHz signal to the S-Band transmit
frequency of 2287.5 MHz. The receive section amplifies and converts the
2106.40625 MHz signal to a 16.25 MHz intermediate frequency. Figure 3-5 shows the
front and top views of the MMT RT chassis. Figure 3-6 is a block diagram of the
MMT receiver-transmitter chassis.
The S-Band modification task of contract NAS5-20330 implemented the con-
version of the original VHF/UHF frequencies to S-Band frequencies. The 137 MHz
transmit signal is accessible by removing a front panel juniper cable. The 401 MHz
receive input is also available by removing a front panel jumper cable.
As shown in figure 3-6 the local oscillator for convL-rsion of the 137 MHz
modulator output to S-Band is obtained by multiplying the 18.7 MHz L. 0. input by 115
in a phase lock multiplier. The 18.7 MHz L. 0. is coherent with the 137 MHz transmit
carrier signal. Signal monitor jacks are provided for both the 137 MHz and 2287.5 MHz
transmit signals. The 2287. 5 MHz monitor output is amplified to provide at least
0 dBm signal power to drive a frequency counter. Individual power switches are
mounted in the chassis for the transmit PLAT and the transmit monitor amplifer to aid
in isolating any interference with other equipment in the laboratory setup.
A. diplexer is used to isolate the receiver input from the transmit signal.
The received signal is amplified and convert ? in three IF steps to 16.25 MHz. The
last two IF stages are enclosed in a shielded assembly. The schematic of the MMT IF
assemble is Drawing X498733. The 67.75 MHz IF stage is where the system AGC is
applied. The AGC control voltage is developed in the signal demodulator and is brought
to the RT chassis on pin K of connector J2. 'Alien the equipment modification was
completed, pin K was the only pin used on connector J2. For testing and troubleshoot-
ing the AGC can be disabled giving ma.2.muin RF gain by simply disconnecting the
cable to J2. The receive local oscillator signals are synthesized in the signal processor
chassis and brought to the RT chassis via coaxial cables.
	
3.2.2	 SIGNAL PROCESSOR, CHASSIS
The MMT signal processor chassis contains the receiver circuitry from
the 16.25 MHz IF down to baseband processing and transmit baseband and modulation
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circuitry. The MMT signal processor is made up of plug-in printed circuit boards.
Table 3--1 gives a list of the board nomenclature showing location hi the MMT chassis.
Table 3--1. MMT Printed Circuit Board Data
Asse-mbly
avg. No. PC Board Nomenclature
Schematic
Dwg. No. Location Quantity
X918051A Code & Data Clock Synth. X498701A 2A08 I
X918052A Coder No. 1 X498702A 2A06 1
X918053A Coder No. 2 X498703A 2A07 1
X918054A Controller No. 1 X498704A 3A03 1
X918074A Controller No. 2 X498724A 3A02 1
X918055A MMT Local Reference/ X498705A 2A09 1
Correlator
X918061A Receive Filter X498711A 3A09 1
X918088A MMT Detector X498712A 3A08 1
X918091A MMT VCO X498726A 3A07 1
X918096A MMT Frequency Discriminator X498735A 3A10 1
X918069A Frequency Hop X498719A 1A09 I
X918063A MMT Data Recovery X498713A IA03 1
X918095A MMT Oscillator X498764A 2A05 1
X918066 PDM Voice X498716 2A02 1
X918067 MMT/MTAR Synth. No. 1 X498717 IA06 & 3A06 2
X918068 MMT Synthesizer No. 2 X498718 IA05 & 3A05 2
X918086A MMT Data input X498736 1A08 1
X918070A TX Data Processor X498720A ,A02 I
X918072A MMT Modulator X498722A 2A03 1
X918089 18.7 MHz Synth. X498739 1A01 1
X918081 22.73875 MHz Output X498731 2A01 I
X918082 27.3875 MHz Synth. X498732 3A01 1
Figure 3-7 shows the front and top views of the MMT signal processor
chassis. The printed circuit board locations in the signal processor chassis are
identified by a four character number. The first number identifies the row with 1, 2
and 3 indicating the front, middle and rear rows respectively. The last two digits
locate slots 1 through 10 in each row. The second character is an A in the MMT signal
processor chassis and a B in the MTAR signal processor chassis.
3.2.2.1
	 Frequency Synthesis
The signal processor chassis contains the frequency synthesis circuitry for
the receive local oscillator signals and the transmit carrier. Since the S-Band con-
version for the transmit and receive functions is located in the RT chassis, the S-band
L.O. I s are cabled from the signal processor to the RT at relatively low frequencies.
Phase lock multipliers in the RT multiply the S-Band L. O. signals. The 18.7 1VIHz
transmit L.O. is multipled by 115 to 2150.5 MHz. The 22.73875 MHz receive L.O. is
multiplied by 75 to 1705.40625 MHz.
The S--Ba.ndmodification effort added the necessary coherent S-band syn-
thesis while retaining the old VHF/UHF synthesis. Figure 3-8 shows the reference
frequency distribution and synthesis configuration of the MMT. Printed circuit board
nomenclature, location in the signal processor chassis and connector pin numbers are
shown.
The MMT must be capable of functioning either as a coherent transponder
or in a mode with the forward and return links completely independent of each other.
In the coherent mode the transmit carrier and code clock frequency references are
phase coherent with the received signal. This is done by using the receiver carrier
and code VCO's as the references for the transmit synthesis. The two switches shown
on the MMT oscillator board (2A05) in figure 3-8 are shown in the coherent position.
The outputs of board 2A05 drive the transmit carrier and code synthesis. Both the
noncoherent and return only modes selectable with the link mode switch on the control
panel would use the crystal oscillators located on board 2A05 for transmit references.
Note that the signal processor front panel manual Doppler correction is'
applied to the receiver VCO's. This is to compensate for the simulated forward link
Doppler offset that may be applied to the MTAR transmit signal. Note that any Doppler
offset on the forward link is turned around only in the coherent link mode. In the non--
coherent and return only lints modes the MMT receiver can track the forward link
k
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Figure 3-8. MMT Reference Frequency Distribution
'fisignal but the return link frequencies are determined by the crystal oscillators
located on board 2A05.
The external 5 MHz reference function was designed into the 22.73875 MHz
synthesizer board (2AO1) primarily for use in the MTAR. Since the same PC board is
used in both the MMT and MTAR, the external function was wired in the MMT but
would only be used under certain troubleshooting circumstances. As shown in fig-
ure 3-8 the function hi the MMT allows the receiver carrier VCO to be replaced by
an external frequency source to drive the receive L. 0. synthesis.
The VHF/UHF frequency synthesis function uses two unique boards. The
3A05 and 3AO6 set of boards is used for the receiver L. 0. synthesis. The 1A05 and
1A06 set of boards is used for the transmit carrier synthesis. The two sets of boards
are identical with different outputs used for the transmit and receive functions. Fig-
ure 3--9 is a fmictional diagram of the circuitry contained on the two boards.
Three punted circuit boards are used to synthesize the coherent local
oscillator signals for S-band translation of the MMT transmit and receive signals.
Figure 3-10 is a functional diagram of these three boards. The 18.7 MHz synthesizer
board (7A01) generates the LOSIA signal used for S-band transmit conversion in the
MMT. The 27.3875 MHz synthesizer board (3A01) and the 22.73875 MHz output board
(2A01) combine to generate the LOS1B signal used for S-band receive conversion in
the MMT.
3.2.2.2	 Receiver
The MMT receive signal budget is shown in figure 3-11. The precorrela-
tion bandwidth is determined by the code rate. The postcorrelation bandwidth is set by
the digital data rate selected. Figure 3-12 is a detailed block diagram of the MMT
postcorrelation receiver. The receiver functions determined by the controller include
step enable, carrier loop dump, code loop dmup, hop loop dtunp, AFC enable and AFC
load. The receiver decisions fed back to the controller include sequential step,
sequential sync, no Doppler and phase sync.
The MMT receiver boards include the MMT VCO board (3A07), the MMT
detector board (3AOS), the receive filter board (3AO9 1 and the MMT frequency dis-
criminator board (3A1O).
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Figure 3--11. Receiver Signal Budget
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f3.2.2.3
	 Controller
The MMT/MTAR. controller block diagram is shown in figure 3-13. The
controller ROM program and flowchart are shown in figure 3-14. The controller pro-
gram includes the system operation commands for both the MMT and MTAR. A hard-
wired input in each chassis tells the controller which unit program to follow. The
MMT uses ControllerBoard No. 1 (3A03) and ControllerBoard No. 2 (3A02).
The controller consists of two printed circuit boards, Controller Board 1
and Controller Board 2. Controller Board 1 consists of a program counter, ROM
memory, decoder logic, timer, input multiplexers upon which jump decisions within
the program are made based on input signals, a digital Incremental Phase Modulator
(IPM) signal generator, and output lines from the ROM memory which go to Controller
Board 2.
3.2.2.3.1 Controller Board 1
Controller Board 2 contains decode, logic and various flip-flops to generate
output control signals, and a timer used on the MTAR for transmitting the frequency
hop signal for 15 seconds during initial forward link acquisition by the MMT.
The program counter consisting of integrated circuits U1G and U9G is an
8-bit binary counter that operates from a 4 IdIz clock input, and has a direct reset
input (INITIALIZE). The counter's 8 binary output lines go to the ROM's (U2E) 8
binary inputs. The ROW  8 binary outputs come back to the prograun counter's preset
inputs and can thus cause the counter to jump to a binary number other than the next
niumber in a normal binary counting sequence. The counter will then proceed counting
from this new number.
The ROM memory (U2E) is a 2048 bit memory organized as 256 8-bit
memory locations. That is there are :fight inputs coming from the program counter
that select one of 256 addresses (28). The selected address enables its 8-bit word (or
binary pattern) to then appear at the 8 output pins of the ROM package. The 8 output
lines go the preset inputs of the program couulter and timer and to decoder logic that
enables the timer, IPM signal generator, and 'input select multiplexers. The ROM
output lines also go to Controller Board 2. The ROM is electrically programmable
and is erased with ultraviolet light.
r
	
	 The decoder logic consisting of U72G, U72d, U11C and various gates
enables the tuner, IPM Signal Generator, and input select multiplexers. Only one of
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1	 0	 1 ENABLE AFG
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0	 1 0 1	 1	 1 0	 1 1 3 5 050 2 8 0 0 1 0 1 0 0 O J MP W TIMER ELAPSED
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0	 1 0 1	 1	 1 1	 1 137 071? 3A 0 0 1	 !	 1	 0	 1 0 JMP IF DOPPLER NOT CORRECTED
0	 1 1 0 0 0 0 0 1 Ll 0 1	 Z,5' 5D 0	 1	 0	 1	 1	 1	 0	 1 i mp AZWR
Q 1 1 0 0 0 0 1 !	 L! 1 031 1 9 0 0 0 1	 1	 0 0	 1 wA 17` jr,
 ra57-
0 1 1 0 0 0 1 0 1 42 1 4 0 6 O 0	 1	 1 0 0 0 0 O DISABLE HOP DISPLAY
0	 1 1 0 00 1	 1 1 'f 3 1 6 2 72 0	 1	 1	 1	 0 0	 1	 0 PUMP HOP LOOP FIL7ER
o I I o 0 1 0 0 14Y
 
t 4 '1 6 it 0	 r	 1 O 0 1 0 0 DMA8L8 AFG
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0 1 1 0	 1	 1 1	 1 157 1 5y E,G D	 1	 1	 0	 1	 1	 o 0 JMP APDR
0	 1 1 1	 0 0(3 0 1 60 050 28 O O 1 0 1 0 0 0 JMP I>r -rimiER ELAPSED
0 1 1 1 000
 1 1	 6 t O00 00 000000  0 0 JMP ADDR
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Figure 3-14. Controller Prograin
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ola)O T	
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ILA _W.^.._.: .
O C T A L	 H E X Da D7 D6 Ds Dy O3 D2 D,
200 r 4 6 66 0	 1	 1 00	 1	 1 0
201 041 01 0000000 1
202 00 y 04f 00 00 o 1 0 a
a o 3 o52 2A 0 0 1 o r O i o
20H 176 7E 0	 1	 1	 1	 1	 1	 1	 0
20Y O s-o 28 0 0 1 0 1 00 0
206 2 1 6 BE I	 0 0o  1	 1	 1 0
207 073 3B 0 0	 1	 1	 1	 0	 1	 1
210 1 76 7E 0	 1	 1	 1	 1	 1	 1	 0
2.1
	 I 14 7 47 0	 1	 1	 0 0	 r	 r	 I
2I 2 003 03 O C> O 0 0 0 1 1
213 OOZ 02 600000 1 0
2 1 q 073 3B 0 0	 1	 1	 1	 0	 1	 1
21 5 173 73 0	 1	 1	 1	 10	 1	 1
2 1 6 053 2B 00	 f o	 1	 0 1	 1
2 1-7 000 00 00000000 
220 )6 14 71 0 1	 1	 1 0 1 00
Z2,1 160 70 0 1	 1	 1 0000
222 100 'qo D 1 O o 0000
223 000 00 00000000 
22- y 320 DO 1	 1 0 1 0 000 
225 O2O 1 0 00 0 1 o o 0 o
206 I00 k0 O 100 0000
227 000 00 00000000
a30 260 BO 10 1	 1 0006 
231 073 3B O O	 1	 1	 1	 01	 r
232 15-3 6B 6	 1	 1	 0	 1	 0)	 1
233 165 75 O	 1	 1	 1	 0	 1	 0	 1
2 34 073 3B 00	 1	 1	 1	 0	 1	 1
23 $ 131 59 O 1	 o	 I	 1	 0 0 1
236 000 OO 00000000 
237 DOO 00 00 000000 
2-'1 0 07 -3 3 g 00	 1	 1	 1	 0	 1	 1
2,k1 000 00 00000000
2R2 1 o5 45 O 1 O O O I o I
21 3 165 75 0	 1	 1	 1	 0	 1	 o	 I
2 y 9 1 95 65 0 1	 1	 00 1 01
2y5 too y 0 0 1 0 0 0 0 0 0
z q 6 000 00 00000000
2 q 7 300 CO 1 1 000000
250 OSo 28 0 0 1 0 1 0 0 0
2.51 DOD 00 O D O 0 o 0 0 0
2 52 072 3A 001 
	 1	 1 0 1 O
253 25-0 48 1 0 1 0 1 000 
259 I	 ri' L1 6 Lf 0 1	 1 0 0 1 0 0
255 073 3B 00)
	
1	 1	 01	 1
25 6 172 7A 0	 1	 1	 1	 1	 0	 1	 0
257 Doo 00 00000000
ROM PROGRAM CONTINUED
ROM ADDRESS	 ROM OUTPUT
A7 AL
 AS Ay A3 Az A I Aa
10000600
1 0 a 0 0 0 o f
1 0000 O 1 0
1 00000  1 1
1 0000  1 00
1 0000  1 0 1
1 0000  1 f 0
r o 00 0 1 1 I
! 0(3 0 1 (DO
! 00 0 1 00 1
f 0 0 0 1 0 1 0
1 0 0 0 1 0 11
1 000
 r 1 0 0
1 0 o 0 1 1 0 1
1 000 1 1 1 0
1 000  1 1 1 1
i 00 1 DO 00
1 D o 1 000  1
1 00 1 00 1 0
1 00 1 00 1 1
1 OO 1 O 1 DO
' ► 0 0 1 a l 0 1
1 0 0 1 0 1 1 0
1 00 1 0 1 1 1
I Do 1 1 000
00 1 1 0 0 1
1 OCR 1 f e) 1 0
1 00 1 1 0 1 1
1 00 1 1 1 00
1 6 0 1 r 1 o f100111 10
r 00 1 1 r r I
1 0 1 00000
1 0 1 0000  1
f 0 1 000  1 0
1 0 1 0 0 0 1 1
1 0 1 0 0 1 0 0
1 0 1 00 1 0 1
1 0 1 00 1 1 0
l o l oat r 1
1 0 1 0 1 0 O O
1 0 1 0 1 00 1
1 0 1 0 1 0 1 0
1 0 1 0 1 0 1 1
1 0 1 O 1 10 0
I o 1 0 1 1
1 0! 0 1 1 1 0
1 0 1 0 1 1 1 1
COMMENT
FORCE SINGLE Lw9rA
DISABLE (P SYNC DISPLAY
ENABLE SEARCH DISPLAY
JMP IF resr sw 1.
JMP ADDR
JMP IF nrnE4 ELAPSE}
J MP A DAR
UNCCOD JMP
JMP ADDR
DISABLE SINGLE ZJT,a
p15ABLE SEARCH DISPLAY
FN Cp SYNC DISPLAY
WCONO JMP
JMP ADDR
JNP IF ASK
JMP ADDP
DUMP CODE LOOP FILTER
DOMP CRRRIEA LOOP Fii r-cQ
SET 71MER T= 3 SEC
T L S8'S
T' Msats
LET TIMER ELAPSE
SE T TIMER T= 5 SEC,
T LSB's
T MSB'S
UNCOND imp
JMP ADDR
EN CODE LOOP P"lL76A
UNCOND J14P
JMP ADDR
ADVANCE
ADVANCE
UNCONI! JMP
JMP ADDR
S'rOP SEARCH
EN GODF LOOP F)LrER
E1JAZ LE AFC
SET TIMER T= Ll SEC
7 Lssls
T MSBIS
JMP IF rlrriEQ ELAPSED
JMP ADDR
J r4P 1F DOPPLER wr GORREcTF_D
JMP /ADDR
DISABLE AFC
UIUCOAID JMP
J MP ADDIL
ADVANCE
1170-6$13 (3 OF 4)
	
VPG► ^t` i ►8
UNCLASSIFIED
Q^
VoLqoug
ROM ADDRESS ROM OUTPUT
A A A A A A A A OCTAL HEX D D 0 D D D D D COMMENT
qTp 1	 0 1	 1 0 0 0 0 ?-60 05- 3 2B 0 0 1	 0	 1 0 1	 1 JMP Ir PSi<
DISPL.}y 1	 0 1	 1 0 0 0 1 P-611 f 7 2 7A O 1	 I	 I	 1	 0	 1	 0 JMP ADDR
DISPLAY 1	 0 1	 1 0 0	 1 0 262 O-1 I Z 1 0 0 1 0 0 0 0 1 JmP IF ,ter MA'mr
z 1 0 1	 1	 0 0	 1	 1 6 3 172 7A O 1	 1	 1	 1	 0 1	 O J14P ADDR
1	 0 1	 1	 0 1	 0 0 6`! 073 3B 0 0 1	 1	 1	 0	 1	 1 PVCOND amp
ELAPSED 1	 0 1	 1	 0	 1	 0	 1 265 l y 7 47 0	 1	 1	 D O	 1	 1	 1 JIf4P AADR
(uarE y)	 (	 1 0 0000  0 300 075 3B O O	 1	 1	 1	 0	 1	 1 0AXOND AMP
1	 1 0 0 0 0 C 1 301 000 00 000000  0 0 JMr ADDR
Z4TA !	 1 1 00 0 00 390 073 3B D O 1	 1	 1 0 1	 1 11Nrou,D JMP
DIMAY 1	 1 1 0 0 0 0 1 311 DOD 00 00000000 JMP ADPR
PLAY
I F&TER
ODP Flt rER
=3 SEC
LAPSE
= 5 SEC
FILTER
n FILTER
r- y SEC
6LAP5ED
Figure 3-14. Controller Program
(Sheet 3 of 4)
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the above items is addressed at any instant by the decoder logic based on the ROM
output. The timer and IPM signal generator can run independently while the input
multiplexers are being addressed to determine jump conditions or control c,utputs
are being enabled on Controller Board 2.
Various input signals can be checked by the input multiplexers U80A,
U 80C, and U80E to determine if a logic 0 or 1 is present based on the sign bit D4
output from the ROM and the exclusive OR comparators of U73E. Based on the
outputs of the exclusive OR's U73E-1 and U73E-2, the program counter U1G and U9G
can be stopped until the input condition changes or the contents of the program counter
can be changed to agree with the counter preset inputs from the ROM. This corres-
ponds to the program jumping to a new location in the program.
The timer is a 16-bit counter consisting of U1J, U9J, U17J and U25J,
flip-flop U33J and several gates that is first addressed by one ROM instruction and
then preset with the next two 8-bit ROM instructions. It then begins counting to an
all 1's condition at which time it stops. The maximum time the counter can elapse is
approximately 16.6 seconds. While the counter is running other inputs can be
monitored to see if a ju-nip instruction is to be performed, control outputs can be
enabled, and the timer itself can be checked to see if it has elapsed.
The IPM (incremental phase modulator) generator consists of programmable
counter U41E, U49i and U49G, IPM direction counter U57E and various gates, and
mode select flip-flops U56J and U64J and various gates. The counter is clocked by
sequential step pulses from the Sequential Filter Board.
There are four different search modes that the IPM generator can be
selected by the ROM output to perform: PN short search, PN long search, PN one-way
search, and frequency hop search. Whenever PN short or long search are requested
U56J -1 or -2 are set and flip-flops U35G-1 and --2 allow a 2 clock delay while couilter
U41E, U40E and U49G are preset. For PN short search, the counter increments
256 1/4-chips or 64 chips while 256 step pulses are outputted, then the IPM direction
counter U57E changes polarity from logic 1 to 0. The counter then generates 512 step
pulses and then
change polarit;
1	
^.	 !	 1	 i	 d
For PN long search, 896 1/4-chip step pulses are generated (224 chips)
and then the direction counter changes polarity from logic 1 to logic 0 and then changes
polarity after each 1752 step pulses.
For PN one way frequency hop searches only step pulses are gated out.
The IPM direction line doesn't change polarity.
3.2.2.3.2 Controller Board 2
The controller board receives inputs from the ROM of Controller Board 1
and decodes the signals through decoder IC's U50E, U50A, U57C, U50G, and U42J to
enable and disable various JK flip-flops and thereby generates or disables various
control signals.
The timer is used on the MTA.R. for transmitting the frequency hop signal
for 15 seconds during initial forward link acquisition by the MMT.
	3.2.3	 CONTROL PANEL
The MMT control panel contains the mode selector switches and indicator
lamps for the MMT equipment. The MMT control panel is pictured in figure 3-15.
The control functions are listed below:
MMT CONTROL:
	
LINK MODE
	
- COHERENT (transpond)
NONCOHERENT (transpond)
RETURN ONLY
MODULATION MODE
FREQUENCY MODE
INITIALIZE
(Push switch)
- PSK
SQPN (Receiver searches in hop until
hop acquisition.; then switches
to SQPN)
TEST (HOP) (Receiver program stops
when hop track condition
is reached)
- S-BAND
VHF/UHF
- INITIALIZE FUNCTION
3-34
i
DATA RATE
(BPS)	 CARRIER FREQ REF CODE PHASE
fit ES.	 .1314
	
lay.	 .01	 NORM!!.	 ,rNrl1T
23431s,	 roict	 0
t8
J1
t
DATA RATE 1 DATA RATE 2
(Nap )	 (KBPS)
Sw	 ^c
	
do ..
	 , u	 ko. ^^ .
	
9375,	 ^ YpC! 11 it, ^Ydiik
DAIAMODE DATA MODULATION DATA
s^et^E
	
DATA
S1r .	 1STN	 Qi	
T
	
0	 Orr,wk
	
ATTENLATE	 J
O 0
o^O
p b
MART CONTROL
	
LINK MODE	 MODULATION MODE FREQUENCY MnDE 	 INITIALIZE
	
n ONCp[11NT	 MAP
S 1lNC,CONERENT	 d[tU1N	 ►SR	 '.jti_,
	
OMir	 tib
HM	
SYIIC	
SOH	 '}
SEARCH
1175-5814
UNCLASSI F IE D
figure 3--15. MMT Control Panel
y1	 ^
FORWARD LINK:
DATA RATE	 - 234.375
(BPS)	 468.75
537.5
VOICE (10K PDM)
CARRIER FREQ REF - INT
EKT (special test mode only)
CODE PID%3E
	
-NORMAL
INVERT
RETURN LINK:
DATA RATE 1 - 537.5
(KBPS) 10
30
80
VOICE (10K PDM)
DATA RATE 2 -937.5
(KBPS) 10
30
80
VOICE (10K PDM)
DATA MODE -- SYN (Synchronous)
ASYN (Asynchronous)
DATA MODULATION - OFF
SINGLE
DUAL
DATA ENCODE - ON (Convolutional, encode)
i
iThe indicator lamps are listed below:
Indicator	 Function
POWER	 - Lighted when +28V power supply is on.
HOP	 - Lighted when the forward lint: receiver
is in the frequency hop mode.
SYNC	 - Lighted when the forward link receiver
has acquired carrier phase sync.
SEARCH	 - Lighted when either hop search or
SQPN search is operative.
SQPN
	
- Lighted when the forward link receiver
is in staggered quadriphase pseudo-noise
mole.
TRANSMIT
	
- Both switch and indicator to turn transmit
power on or off. (Output power reduced
by more than 20 dB)
The MMT control signals are listed in table 3-2. A zero (0) -= GND; a
one (1) represents a positi re voltage with a 1K resistor to +5V.
	
3.2.4	 SIGNAL MONITOR PANEL
The MMT signal monitor panel provides banana jacks for digital data and
data clock input and output to error rate test equipment. Table 3-3 presents a list of
the monitor signals. The monitor panel is pictured in figure 3-16.
	
3.2.5	 POWER SUPPLY
The MMT power supply chassis contains four regulated power supply
modules to supply DC voltages of +28V, +15V, -15V and +5V to the RF/IF chassis and
the signal processor chassis. The MMT/MTAR power supply is illustrated in
figure 3-17.
The power supply module specifications allow prime input power to be
105-125 vac, 50-400 Hz. These power supply modules feature short circuit and over-
voltage protection. Full specifications are contained in drawing number X625196.
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aTable 3-2. MMT Control Signals Ust
Signal
'lode Name Snitch Positions
TEST
PSK SQAN (RX Hap)
Modulation MNIIDE1 1 i 0
'Mode AMIDE2 0 I 1
'M'IDE3 1 [t 1
Return
Coherent Norcoherent Only
Fink L1\1DEl 0 i 1
Mode LMDE2 1 0 1L'IDE3 1 1 0
Data Rate 234-375 BPS 468.75 BPS 937.5 BPS Voice
FDRTEIR 0 1 0 1(Forward
Llyd.- FDRTE2R 0 0 1 1
Receive) FDR'1 EJR 0 0 0 1
Internal
Carrier VCO EXT (Test)
RFINEX 0 1Frequency
Reference
Code Normal Invert
CDPHRX 0 1Phase
(Receive)
Data Rate 937.5 BPS 10K BPS 30K BPS 80K BPS voice
RD1R1T 0 0 1 1 1(Digital
Data No. 1) RD1R2T 1 0 1 0 1
Return Link RD1R3T 0 1 0 1 1
Data Rate 937.5 BPS 10K BPS 30K BPS 80K BPS Voice
RD2R1T 0 0 1 1 1(Digital
Data No. 2) RD2R2T 1 0 1 0 1
Return Link RD2113T 0 1 0 1 1
OFF Single Dual
DTMOD1 0 I 1Data DTMOD2 1 0 1Modulation DTNMOD3 1 1 0
Orr Data 1 Data 2
ATTEN2 0 0 1Attenuate ATTENI 0 1 0
Convolutional 01 Orr
ENCODE 0 1Data
Encode
Synchronous Asynchronous
Data DSYASY 0 1
Mode
ON OFF
TXON 0 1Transmit
Freq flop ON (Hop) OFF (PN) From
HOPACQ 0 IAcquisition Controller
'lode
Released Pressed
INITNO i)Initialize
Snitch INITNC 0
Table 3-3. MMT Monitor Signals List
J1
A
Symbol Signal Description
MPSV +5 Volt Power Supply Access
B MP15V +15 Volt Power Supply Access
C N1-15V -15 Volt Power Supply Access
D MP28V +28 Volt Power Supply Access
E MRT28V +28 Volt Return
F GDPLATE Chassis Ground
G AUDINI Transmit Audio Input (Ground)	 1 Configured for
H AUDIN2 Transmit Audio Input (Signal) 	 I Carbon Mike
J SPARE (Impedence: GOO92, input: 	 80 i;o 1400 mV rms)
K AUDHI Received Audio, 6.7 VRMS
L AUDLOI Received Audio Output	 1 Balanced Pair,
M AUDLO2 Received Audio Output	 16002, 3 VRMS
N SYNCBL
P SYNCYL TSP (Not Used MMT)
R GROUND
S CLKBL 1
T CLKYL ` TSP (Not Used MMT)
U GROUND 1
V 2XC LK 1 Output 2X Data 1 Clock
W 1XCLK1 Output 1X Data 1 Clock
X 1XCLK2 Output 1X Data 2 Clock
Y 2XCLK2 Output 2X Data 2 Clock
Z TXDATAI Input Data S ; gml 1
a TXDATA2 Input Data Signal 2
b ASYNCLK2 Input Asynchronous Clock (Data 2)
c ASYNCLKI Input Asynchronous Clock (Data 1)
d RXCLKBAR Output Inverted RX Data Clock
e R.XDATA Output Receive Data
f RXCLK Output Receive Data Clock
g AGC Monitor AGC voltage
h GROUND
j GROUND
Figure 3-16. MMT Signal Monitor Panel
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rMMT/MTAR POWER SUPPLE►
	i
V
JI
INPUT SPARE F1 C51 C82 C83 C64
^400 0a
1175-5816
UNCLASSIFIED
J2	 M1	 J3
OUTPUT ELAPSED OUTPL
TIME	 ti'
Fiaare 3-17. MMT/MTAR Power Supply Chassis
The estimated DC power requirements for the MMT are listed below.
-4-28V 20 viatts
+15V 6 watts
-15V 3 watts
+ 5V 50 watts
3.3
	
MTAR (SIMULATED GROUND TERIARNAL EQUIPMENT)
The Multiniode Transmitter and Receiver (a1 1TAR) consists of a receiver-
transmitter chassis, signal processor chassis, control panel, signal monitor panel
and power supply chassis. This section gives a detailed functional description of each
of these assemblies. The error rate test equipment used with the MTAR is described
in section 3.4.
3.3.1	 RECEIVER-TRANSMITTER CHASSIS
The receiver-transmitter chassis contains the high frequency elements that
connect directly to an antenna with both transmit and receive signals. The transmit
section of the RT chassis converts a modulated 401 MHz signal to the S-band transmit
frequency of 2106. 40625 MHz. The receive section amplifies and converts the
3-40
2287.5 MHz signal to a 12 MHz intermediate frequency. Figure 3-18 shows the front
and top views of the MTAR, RT chassis. Figure 3-19 is a block diagram of the MTAR.
receiver-transmitter chassis.
The S-band modification task of Contract NAS5-20330 implemented the
conversion of the original VHF/UHF frequencies to S--band frequencies. The 401 MHz
transmit signal is accessible by removing a front panel jumper cable. The 137 MHz
receive input i,: also available by removing a front panel jumper cable.
As shown in figure 3-20 the local oscillator for conversion of the 401 MHz
modulator output to the S-band is obtained by multiplying the 22.73895 MHz L. 0. input
by 75 in a phase lock multiplier. The 22.73875 MHz L. O. is coherent with the
401 MHz transmit carrier signal, Signal monitor jacks are provided for both the
401 MHz and 2106, 40625 MHz transmit signals. The 2106.40625 MHz monitor output
is amplified to provide at least 0 dBm signal power to drive a frequency counter.
Individual power switches are mounted in the chassis for the transmit PLM and the
transmit monitor ampliifer to aid in isolating any interference with other equipment
in the laboratory setup.
A diplexer is used to isolate the receiver input from the transmit signal.
The received signal is amplified and converted in three IF steps to 12 MHz. The last
two IF stages are enclosed in a shielded assembly. The schematic of the MTAR IF
assembly is Drawing X498734. The system AGC is applied to the 57 MHz IF stage.
The AGC control voltage is developed in the sign:,d demodulator and is brought to the
RT chassis on pin K of connector d'2. When the equipment modification was completed,
pin X was the only pin used on connector J2, For testing and troubleshooting the AGC
can be disabled giving xnwdmum RF gain by ,simply disconnecting the cable to 0'2. The
receive local oscillator signals are synthesized in the signal processor chassis and
brought to the RT chassis via coaxial cables,
3.3.2	 SIGNAL PROCESSOR CHASSIS
The MTAR signal processor chassis contains the receiver circuitry from
the 12 MHz IF down to baseband processing as well as the transmit baseband and modu-
lation circuitry. The MTAR signal processor is made up of plug-in printed circuit
boards. Table 3-4 >ists the board nomenclature showing location in the MTAR chassis.
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Table 3-4. MTAR Printed Circuit Board Data
Assembly
Dwg. No. PC Board Nomenclature
Schematic
Dwg. No. Location Quantity
X918051A Code &a Data Clock Synth. )N98701A 2B06 1
X918052A Coder No. 1 X498702A 2B08 1
X918053A Coder No. 2 X498703A 2B07 1
X918054A Controller No. 1 X498704A 3B04 1
X918074A Controller No. 2 X498724A 3B03 1
X918056A MTAR Local Reference/ X498705A 2B09 1
Correlator
X918061A Receive Filter X498711-A 3B09 1
X918062A MTAR Detector X498712A 3808 1
X918076A MTAR VCO X498726A 3B07 1
X918085A MTAR Frequency Discriminator X498735A 3B10 1
X918069A Frequency Hop X498719A 2B04 1
X918087A MTAR Data Recovery X498737A 1B04 1
X918075A Frequency Reference X498725A 3802 1
X918066 PDM Voice X498716 1B06 1
X918067 MMT/MTAR Synth, No. 1 X498717 2B01 1
X918077 MTAR Synth. No. 2 X498727 2B02 1
X918078 MTAR Synth. No. 3 X498728 3B06 1
X918070A TX Data Processor X498720A 1B03 1
X918073A MTAR Modulator X498723A 2B03 1
X918089 18.7 MHz Synth. X498739 3B01 1
X918081 22.73875 MHz Output X498731 1B02 1
X918082 27.3875 MHz Synth. X498732 1B01 1
Figure 3-20 shows the front and top views of the MTAR signal processor
chassis. The printed circuit board locations in the signal processor chassis are
identified by a four character number. The first number identifies the row with 1,
2, and 3 indicating the front, middle and rear rows respectively. The last two
digits locate slots 1 through 10 in each row. The second character is a B in the
MTAR signal processor chassis and an A in the MMT signal processor chassis.
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3.3. 2. 1	 Frequency Synthesis
The signal processor chassis contains the frequency synthesis circuitry
for the receive local oscillator signals and the transmit carrier. Since the S-band
conversion for the transmit and receive functions is located in the RT chassis, the
S-band L. 0. I s are cabled from the signal processor to the RT at relatively low fre-
quencies. Phase lock multipliers in the RT multiply the S-band L. O. signals. The
22.73875 MHz transmit L.O. is multiplied by 75 to 1705.40625 MHz. The 18.7 Illliz
receive L. 0. is multiplied by 115 to 2150.5 MHz.
The S-band modification effort added the necessary coherent S-band syn-
thesis while retaining the old VHF/UHF synthesis. Figure 3--21 shows the VHF/UHF
synthesis. In the MTAR the transmit and receive L. 0. synthesis functions are inde-
pendent. The receive L. 0. synthesis is contained on MTAR Synthesizer Board No. 3
(31306). The transmit synthesis is contained on Synthesizer Board No. 1 (2B01) and
MTAR synthesizer Board No. 2 (2BO2).
The S--band synthesis in the MTAR uses the sane circuitry as the MMT
except that the transi-nit and receive functions are reversed. The S-band synthesis
is shown in figure 3-10. In the MTAR the 18.7 MHz synthesizer board (3B01) generates
the LOS3A signal us9d for the S--band receive conversion. The 27.3875 MHz syn-
thesizer board (1BO1) and the 22.73875 MHz output board (11302) combine to generate
the LOS3B signal used for S-band transmit conversion in the MTAR. The transmit
carrier frequency is synthesized either from an internal 10 MHz oscillator (3BO2) or
from an external 5 MHz reference signal. The circuitry for switchh-ig the carrier
reference frequency source is located on the 22.73875 MHz output board (1B02) and is
controlled from a control panel switch.
3,3.2.2
	
Receiver
The MTAR receiver is very similar to the 11INIT receiver. Since there is
no frequency hop preamble for the return link, the frequency hop detector and loop
filter circuits are not included in the MTAR receiver. The bandwidths of the Costas
loop side integrations correspond to the return link data rates. With the above noted
differences the MTAR receiver can be shown by the detailed block diagram, figure 3-12. 	 6
The MTAR receiver boards include the MTAR VCO board (3B07), the NITAR
9
detector board (3BOS), the receive filter board (3BO9) and the MTAR frequency dis-
criininator board (3B10),
l
i3
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Figure 3-2I. MTAR VHF/UHF Synthesis
3.3.2.3	 Controller
The MMT/MTAR controller block diagram is shown in figure 3--13. The
controller ROM program and flowchart are shown in figure 3-14. The controller pro-
gram includes the system operation commands for both the MMT and MTAR. A hard-
wired input in each chassis tells the controller which iuzit program to follow. The
MTAR controller uses Controller Board No. 1 (3B04) and Controller Board No. 2
(31303).
3.3.3	 CONTROL PANEL
The MTAR control panel contains the anode selector switches and indicator
lamps for the MTAR equipment. The MTAR control panel is pictured in figure 3-22.
The MTAR control functions are listed below:
MTAR CONTROL:
LINK MODE	 - COHERENT transpond
NONCOHERENT transpond
RETURN ONLY i
MODULATION MODE - PSK
SQPN (transmits hop preamble with
timed switch to SQPN)
TEST (transmitter stays in hop node) aa
FREQUENCY MODE - S BAND
(return link)	 VHF/UHF
INITIALIZE	 - INITIALIZES FUNCTION	 i(Push Button)	 fi
FORWARD LINK:
DATA RATE	 - 234.375
(BPS)	 468.750
937.500
VOICE (10K PDM)
1^-P--jiLMQ uIlk MODE
NOACaxrl EMi
[aNEar)b y .
MODULATION MODE	 FREQUENCY MODE	 INITIALIZE
e tAiO .	 . YNf 'ESN!
FORWARD LINK	 RETURN LINK
i
t•,l5j
	DATA RATE
	
CARRIER	 DATA
IBPSI	 FREQUENCY REF	 MODULATION	 , lr	 (	 '^1,r
«eln.	 .13l.s	 Err.	 .nr	 aN,	 .qFr a.^
^cc
t34are.	 AOict	 flODU ...
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Figure 3-22, MTAII Control Panel
the frequency hop transmit mode. Press-
ing the switch starts the 15-second hop
preamble tuner.
- Lighted when the forward link transmitter
is in staggered quadriphase pseudo-noise
mode. Also lighted when modulation mode
switch is in test position.
SQPN
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s
CARRIF,R FREQUENCY - TNT (Internal)
REF	 EXT (External)
DATA MODI: LA J. ION - ON
OFF
RETURN LINK;
DATA RATE - 937.5
(KBPS) 10
30
80
VOICE (10K PDM)
DATA MODE - SYN (Synchronous)
ASYN (Asynchronous)
DATA DEMODULATION - SINGLE
DATA 1 (Dual)
DATA 2 (Dual)
DATA ENCODE - ON	 (Informs receiver circuits that the
data on the receive signal is convolu-
tional encoded at the T\IIIT transmit)
OFF
CODE PHASE -NORMAL
INVERT
The indicator lamps are listed below:
Indicator Fluiction
POWER - Lighted when +28V power supply is on.
HOP - Both momentary switch and indicator for
E	 1
Indicator	 Function
TRANSMIT	 - Both switch and indicator to turn
transmit power on or off. (Output
power reduced by more than 20 dB.)
SYNC	 - Lighted when the return link receiver
has acquired carrier phase sync.
SEARCH	 - Lighted when any of the SQPN code
search modes is operative.
The MTAR control signals are listed in table 3-4, A zero (o) = GND; a
one (1) represents a positive voltage with a 1K resistor to +5V.
	
3.3.4	 SIGNAL MONITOR PANEL
The MTAR signal monitor panel provides banana jacks for digital, data and
data clock input and output to error rate test equipment. In addition line driver output
lines for interface to the AGIPA equipment are located on the MTAR signal monitor
panel. Table 3-5 presents a list of the monitor signals. The monitor panel is pictured
in .lgure 3-23.
	
3.3.5	 POWER SUPPLY
The MTAR power supply chassis contains four regulated power supply
modules to supply DC voltages of +25V, +151,', -15V and +5V to the RF/IF chassis
and the signal processor chassis. The MY."r and MTAR power supply chassis are
interchangeable.
The power supply module specifications allow prime input power to be
105-125 VAC, 50-400 Hz. These power supply modules feature short circuit and over-
voltage protection. Full specifications are contained in Drawing X625196.
The estimated DC power requirements for the MTAR are listed below.
+28V 20 watts
+15V 6 watts
-15V 3 watts
+ 5V 50 watts
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Table 3--5. MTAR Control Signals List
Signal
Mode tame Switch Positions
TEST
PSK SQPN (TX IIOP)
AloClulation MAI DC i I l
0
Afode 111AIDF2 0 1
1
MAIM;. I 0 1
Return
Coherent Xoncoherent only
Lint: LAIDEI
0 I 1
L.11DE2 1 0 7Mode LAIDE3 1 1 0
Data Rate 2.14.37.3 BPS 4GS.75 BPS 037.5 BPS Voice
(Forward FDRTEIT 0 1 0 1Link- - FDRTE2T [) 0 1 1Transmit) FDRTE3'T 0 u 0 1
ON OFF
DATAIII 0 1Data
Aiodulatinn
Internal
Carrier OSC External
Frequency RFINEX 0 1Reference
ON OFF
TXON 0 1Transmit
037.5 BPS 10K BPS 30K BPS 80K BPS Voice
Data Rate
RDRTEIR 0 0 1 1 1(Return_
Link- RDR'T; :2R 1 0 1 0 1
Receive) RDRTE3R 0 1 0 1 1
Dual Dual
Single Data 1 Data 2
DTDMDI 1 [) 1Data
Demodulation DTDMD2 1
1 0
DTDAID3 0 1 1
5;nchronous Asynchronous
DSYASY 0 1Data
Mode
Code Normal Invert
CDPHRX 0 1Phase
(Receive)
Convolutional GN
OFF
ENCODE [) 1Data
Encode
ON' (110p) OFF (PN) .Freq Hop From
XAITIIOP 0 1Acquisition Controller
Mode
Released Pressed
INITNO 6Initialize
Switch INITNC v
S-Band VHF/TT1IF
BANDSW 0 iFrequency
Mode
a
3
i
i
ORIGINAL[ PAGE TS.
OF POOR VAL=
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iTable 3-5. AITAR Monitor Signals List
J1 Symbol Signal Description
A AIP5;' +5 Volt Power Supply Access
B DIP15V +15 Volt Power Supply Access
C M-15V -15 Volt Power Supply Access
D MP28V +28 Volt Power Supply Access
E MRT28V +28 Volt Return
F GDPLATE Chassis Ground
G AUDINI Transmit Audio Input (Ground) 	 ( Configured for
H AUDIN2 Transmit Audio Input (Signal)	 I Carbon Mike
J -- (Impedance:	 60052, Input:	 80 to 1400 mV Tins)
K AUDHI Received Audio, 6.7 VR11IS
L AUDLO1 Received Audio Output`Balanced Pair,
Al AUDLO2 Received Audio Output	 f 60052, 3 vans
N SYNCBL TSP SYNC
P SYNCYL (	 Line Driver Output
R GROUND 1	 to AGIPA
S CLKBL ,	 TSP RX Data Clock
T CLKYL Line Driver Output
U GROUND to AGIPA
V TXCLK Output 1X Data Clock
W TXCLKBAR Output Inverted 1X Daza Clock
X TXDATA Input Transmit Dig tai Data
Y RDTDISB SIGN	 1	 Soft decision interface
Z RDT2SB MAG 1 1` 	output to Viterbi
a RDTISB MAG 21	 decoder.
b RDTRTN Ground
c RXCLK Output RX Data Clcck
d RXCLKBAR Output Inverted RX Data Clock
e RXDATA Output Receive Data
f RXDATABAR Output Inverted Receive Data
g AGC Monitor AGC voltage
h GROUND
j GROUND
1775-5821
UNCLASSIFIED
Figure 3-23. MTAR Signal Monitor Panel
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3.4	 SYSTEM TEST
The MMT/MTAR system link performance is evaluated by measuring
digital data error rate performance for both forward and return likIcs. The MX 270B
bit error rate analyzer and data generator is the instrument used for performance
measurement. Convolutional encoding can be selected for the return link. A LinImbit
Corp. Model. LV7015 insti- anent is used for Viterbi decoding at the MTAR.
3.4.1
	 BIT ERROR RATE MEASUREMENT
For system performance measurement connect the equipment as shown in
figure 3-24. The transmit signal frown each unit is attenuated to obtain the desired
signal threshold at the apposite receiver. The 10X 270B provides the data bit stream
for transmit and measures the error rate of the received digital data. The MMT is
connected to its MX 270B as shown in figure 3-25. The MTAR is connected to its
MIX 2708 as shown in figure 3-26.
MX-2705	 MX-2708
ERROR	 DATA
RATE	 GENERATOR
DETECTOR
TX
CLOCK IN	 TX CLK OUT
DATA OUT
	 TX DATA IN
MTAR
MX 2706 INPUT A SIGNALSIGN MONITORDATA	 DATA PANELIN
	 OUT
	
MAG 1
LV7015RX
DECODER	 MAG 2CLOCK	 RCLKdi	 2RCLK RXCLK .
IN	 OUT IN	 OUT
WITH ENCODING
Figure 3-26. MTAR Error date Setup
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Figure 3-25. MMT Error Rate Setup
CLOCK IN TX CLK OUT
TX	 DATA OUT TX DATA IN
MTAR
SIGNAL
MX 2706 MONITOR
CLOCK IN RX CLK OUT PANEL
RX	 _	 DATA IN RX DATA OUT
WITHOUT ENCODING
	3.4.2	 NIX 270B
The MX 270B, shown in figure 3-27, provides a direct readout of error
rate performance for digital communications modems. During operation, test data
for the modem channel is clocked out of the MX 270B transmitter section at any rate
up to 10 megabits per second. Similarly, the modem clocks data into the MX 270B
receiver section. The received sequence is compared bit-by-bit with an internally
generated sequence.
A simplified block diagram of the MX 270B is shown in figure 3-28. There
are four basic sections in the MX 270B: a) transmitter, b) receiver, c) counter, and
d) power supply. During operation, a clock pulse received from an external (or
internal) source generates a data pattern selected by the front--panel controls. The
modem tinder test demodulates the data pattern and supplies the demodulated data
pattern along with the data clock back into the receiver section of the MX 270B. The
MX 270B then injection loads a similar data pattern generator and compares the
injection loaded pattern with the modem demodulated data pattern in a bit-by-bit
comparison to generate an error pattern. This error pattern is then counted over a
selected number of bits determined by the X10 -
 front panel control and the SAMPLE
SIZE control. The selected sample size error rate is then displayed on the ERROR.
RATE indicator.
	
3.4.3	 LV7015
The Linkabit Model LV7015, shown in figure 3-29, is a full duplex, con-
straint length 7, rate 1/2, convolutional encoder-Viterbi decoder. The LV7015 can be
operated at any data rate up to 100 Kilobits/sec (200 K code symbols/sec. ). The data
Q'
373-603
UNCLASSIFIED
Figure 3-27. MX 290B Bit Error Rate Analyzer
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Figure 3
-28. MX 2701 Functional BYocj^: Diagram
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Figure 3-29. Unkablt LV7015
rate is determined by the clocks input to the encoder and decoder sections. The
encoder and decoder portions of the LV7015 may be operated completely independently.
The Viterbi decoder accepts as input either hard (2 level) or soft (8 level) quantized
received data. A coding gain (savings in required energy per bit-to-noise ratio
relative to ideal coherent PSK modulation in additive white Gaussian noise) in excess
of 5 dB is provided by the LV7015 at a 10
-5 
bit error rate when operating in the soft
quantized mode. A corresponding gain of greater than 3 dB is attained in the hard
quantized mode.
The LV7015 uses a code which is transparent to 1800 carrier phase
a3.nbi.gLdties (received data sign inversion) which may occur when received carrier
phase is tracked using only the modulated received signal. Switch selectable differen-
tial data encoding and decoding enables the LV7015 to operate when received data sign
ambiguity exists.
3.4.4	 FRONT PANEL MONITOR JACKS
The MMT and MTAR. signal processor and receiver-transmitter chassis
have a number of front panel, monitor jacks for system troubleshooting and test.
3.4.4.1
	 MTAR Signal Processor J18 (Ref 1)
This 5 MHz output signal can be used to determine how close to nominal
frequency the MTAR transmit signal is. For each cycle of frequency offset at 5 M11Z the
-	 the S-band transmit signal is offset by 421 hertz.
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3.4.4.6
	
MMT Signal Processor J14 (no label)
This positive going pulse represents the SQPN all ones vector
ward ling receive code. Terminate the cable with 50 ohms. With the for
sync, the MMT J14 pulse will follow the MTAR J15 pulse by approxynatel
seconds (using short: signal cables).
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!	 3.4.4.2 MM_T Signal Processor J12 (5 MRx)
This 5 MHz output signal can be used to determine how close to nominal
frequency the MMT receive carrier VCO is. Press the initialize switch while mea-
suing the frequency to hold the AFC at the nominal center of its range.
3.4.4.3 MMT Signal Processor J13 (5 MTx)
This 5 MHz output signal can be used to determine how close to nominal
frequency the MMT transmit carrier oscillator is. Place the MMT link mode switch
in noncoherent mode. For each cycle of frequency offset at 5 MHz the S-band transmit
carrier is offset by 457.5 hertz.
3.4.4.4 MTAR Signal Processor J15 (START)
This positive going pulse represents the SQPN all ones vector for the for-
ward link transmit code. Terminate the cable with 50 ohms.
3.4.4.5 MTAR Signal. Processor J16 (STOP
This inverted pulse represents the SQPN all ones vector for the return
link receive code. Terminate the cable with 50 ohms. With both links in sync in
coherent mode, the J16 (STOP) pulse grill. follow the J15 (START) pulse by approld-
mately 8.3 microseconds (using short . signal cables).
SECTION IV
MECHANICAL DESCRLPTION
This section provides a detailed mechanical description of each of the
major assemblies which are included in the Mttltimode Transponder equipment group.
The dimensions, weight and construction technique is given for each major unit.
4.1	 MAJOR ASSEMBLIES
The TDRSS Multimode Transponder equipment complement consists of
the MMT system and the MTAR gratuid system. Mechanically, the Uvo systems are
nearly identical with the chief differences being panel layouts and/or placement of
electronics.
Each system consists of six assemblies: signal processor, receiver-
transmitter, control panel, power supply, bit error rate analyzer and a signal monitor
pastel. In addition a Linkabit LV7015 is supplied with the MTAR equipment. A
Multimode Transponder equipment list is shown in table 4--1.
Table 4-1. Multi.mode Transponder Equipment List
Nomenclature P/N SIN
MTAR Control. Panel 911,138 1
MTAR Signal Processor 930770 1
MTAR Receiver-Transmitter 930754 1
MMT/MTAR Power Supply 930753 1
MTAR Monitor Panel 911814 1
MMT Control Panel 911437 1
MMT Signal Processor 930771 1
MMT Receiver-Transmitter 930755 1
MMT/MTAR. Power Supply 930753 2
MIVIT Monitor Panel. 911815 1
MX 2708 Bit Error Rate Analyzer 918654 1
MY 270B Bit Error Rate Analyzer 918654 2
Lint bit Encoder/Decoder LV7015
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54.2	 RECEIVER TRANSAUTTER
The Receiver-Transmitter chassis contains all the RF subassemblies down
to the 2nd IF for the receiver and the RF conversion for the transmitter. Basic con-
struction of the unit is a simple brazed sheet alu3ninuun box. The case is RF sealed
by utilization of RF gasketing at the top cover. Since power dissipation is low and
cooling is by natural convection, conduction and radiation to the case is adequate. All
input-output power and signal connectors as well as the power attenuator(s) are located
on the front panel.. A standard holddown arrangement is provided for mounting in a
MS 91405 type mounting tray. Access to all components is from the top. The cover
is provided with 1/4 turn fasteners to speed removal.
Pertinent mechanical specifications include:
Size
Cooling
Weight
Construction
4.3
	 SIGNAL PROCESSOR
15.38Wx7.6311x18.10L
Natural convection
MTAR. = 30 lbs
MMT = 30 lbs
Sheet aluminum riveted assembly
The Signal Processor chassis contains most of the IF subassemblies and
all of the baseband processing for both the receive and transmit functions. Basic con-
struction of the unit is sheet aluminum, with internal honeycomb sections that impart
strutctuTal strength in addition to the primary task of providing free passage of cooling
air and RFI protection between rows of circuit boards. A standard holddown arrange-
ment is provided for mounting ire an MS 91405 type mounting tray.
Pertinent mechanical specifications include:
Size .	 15.38W x 7.63H x 18.10L
Cooling	 Forced air convection
Circuit Cards
	
27
Card Size	 Nominal 4 x 6
Weight	 36 lbs
ConstrzuctioTL	 Sheet aluminum riveted assembly with
honeycomb sections between card rows.
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The signal processor is a basic 1-1/2 ATR size, 15.38 inches wide x
7.63 inches lli.gh x l8.1.O inches long. The design is ge-aerally in accordance with the
requirements of ARL-C-172. Structural and environmental design was based upon
installation aboard a transport type aircraft like a C-121G. See figure 4-1 for an
illustration of the basic chassis configuration.
All interface connectors are located on the f? ont panel. Both the top and
bottom covers are provided with 1/4 turn fasteners to onhance removal and reduce
downtime. Access to test points on the circuit boaias and module cans is provided
from the top of the unit. All wiring with the exception of some RF module coax inter-
connects is done from the bottom. Both front and rear panels are detachable to pro-
vide easy access during wiring and/or service operations. Basic circuit card layout
is divided into functional groupings. As indicated in figure 4--1, the boards are
separated into three rows with honeycomb sections between rows providing RF pro-
tection. In addition, metallic shields are located between individual, boards to provide
increased isolation.
772-1784.
UNCLASSIFIED
Figure 4--1. Basic Signal Processor Chassis Configuration
ii
i
I
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4.3.1	 PRINTED CIRCUIT SUBASSEMBLIES
The internal board rack is divided into three sections separated from each
r
other by the honeycomb partitions. Each section is further divided into functional group-
ings of printed circuit board separated by RF shields. Packaging of the circuit elements
makes broad use of microelectronic techniques. The circuit boards, supported in the
case by means of metallic card slides, plugged into printed circuit edge connectors
located on the connector plate at the bottom of the unit. All like voltages are assigned
the same pin location for all circuit boards and connectors. All circuit boards are
4.00 inches by 6.00 inches with 50 edge contacts for input-output power and signal
connections. In addition, each card will have an edge contact at the top wIdch provides
20 test-point connections.
There are basically two types of printed circuit board subassemblies. The
}	 first type is a multi.layer (4 layers) printed circuit board used where the design dictates
the use of ground and voltage planes or high density layouts to 'Y1 ininlize influence from
the surrounding environment. The second type is a 2-layer board in a universal con-
figuration where all the circuits are point to-pe4 at wired. This second technique is
cost effective for low quantity fabrication (1-6 pieces), is suitable for most logic cir-
cuits and lends itself to easy modification during checkout and system integration.
4.4	 CONTROL PANEL
The control panels contain the mode control switches and indicator lights.
All components are mounted on a front plate designed for 19-inch rack mount installa-
tion. A dust cover box mounts on the rear of the panel.
Pertinent mechanical specifications include:
Size	 19.0W x 10.47H x 4. IL
Cooling	 Natural convection
Weight
	
6 lbs
Construction	 Aluminum
4.5	 SIGNAL MONITOR PANEL
The Signal Monitor Panels contain the baseband input/output signal interface
jacIo and signal monitor jacks. Two rows of banana jacks with adjacent label strips pro-
vide flexibility for system test connections. The jacks are mounted on a front plate
designed. for 19-inch rack mount uistallation. A dust cover box mounts on the rear of
the panel,
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Pertinent: mechanical specifications include:
Size	 19. OW x 5.22H x 4.1L
Cooling	 None
Weight	 3 1bs
Construction	 Alluninunl
4. G
	 POWER SUPPLY
The power supply chassis provide the DC voltages for the other system
uuuits. The prune power requirements are as follows:
Voltage:	 115 vac
Current:	 8 amps, max,
Frequency:	 60-400 Hz
Pleases:
	
Single phase
The power supply output potentials are as follows:
+28 vdc
+15 -dd
-15 vdc
+ 5 vdc
The power supply chassis is 15.38 inches wide x 10. G9 inches high x
18.10 inches long. Structural and environmental design is based upon installation
aboard a transport type aircraft. Basically, tl-ds unit is cox-.structed of sheet aluuninum
with stiffening devices to support module weight. Since prepackaged power supply
modules are used, wiring is accessible fromthe bottom of the unit. Each module has
a forced-air heat exchanger which extends into the air plenum. A standard holddowin
arrangement is provided for mounting in an MS 91405 type mounting tray. Both top and
bottom covers are provided with 1/4 turn fasteners to expedite installation and
eraintenance.
Pertinent mechanical specifications for true M1VIT/MTAR Power Supply
i
i
i
15.38W x 10. OOH x 19.56L
Forced Air convection
65 lbs
Sheet aluminum riveted assembly
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The front panel contains two hardwire connectors to interface with the
Signal Processor anal. Receiver-Transmit-ter assemblies. A third hardwire connector
is used to input prime power: A prime power fuse is located on the front panel. Each
power supply output potential is protected with a resettable fuse also located on the
front panel.
The cooling teolmique used for the power supplies is illustrated in figure
4-2. A single 115 vac fan forces air from the rear of the assembly, through module
heat sinks and out air exhaust holes located along the front sides of the chassis.
4.7	 ENVIRONMENTAL CONSIDERATIONS
The TDRSS multimode transponder equipment has been designed to meet
the functional requixements, when exposed to the ser-v-ice condition environments
specified in table 4--2.
AIR INTAKE
_< f
	
F^	 ^_y	 +rte	 !
	
^ 	 I
POWER	 I	 I	 ^	 t
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Table 4-2. Environmental Service Conditions
Environment
STRESS LEVEL
Operating Nona-Operating
Thermal 32oF (00C) to 1220F (50oC) --250F (--32oC) to
158E (650C)
Relative As loxv as 5% at 1.220F (50 0C); As Same as operating
Humidity High as 1:0057Q at All Temperatures
From 320F (O°C) to 850F With Con-
densation At All Temperatures Lower
Than 850F (2900)
Altitude Up to 10, 000 Feet Above Sea Le vel Up to 25, 000 Feet
Above Sea Level
Vibration 5 Hz to 30 Hz: .02 inch double
amplitude 30 H7^i to 500 Hz: lg
Shock As Encountered During Bench
Handbag
4.7.1	 ELECTROMAGNETIC INTERFERENCE
The equipment was designed to operate satisfactorily in the intended
installations without experiencing or creating abnormal EMI conditions. To accomplish
this objective, care was taken to conform to established EMI/RFI design practices.
Shielded components were connected via feed-through filters and coax lines.
Where RFI shielding was required in the board rack, a conductive plate was
installed between boards with grounding provided by conductive bonding along the sides.
As was noted earlier, the honeycomb sections in the signal processor units provide RFI
protection between the rotes of circuit boards -while allowing a relatively. unimpeded
flow of cooling air from  the forced--air cooling source.
Separate ground busses were maintained for signal neutral and case.
grounds. Provision was made to tie these busses to case ground inside the equipment.
Potential sources of high--level interference and parasitics such as frequency dividers,
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local oscillators and circuits sensitive to interference were individually packaged in
their own shielded cases. Shielding at the chassis level was accomplished by utilizing
overlapping riveted joints and oriented wire-silicone rubber gaskets at the top and
bottom covers.
4. t . 2	 THERMAL C ONSIDE RATIONS
The cooling desiggn was based on satisfying the requirements for installation
in a transport: aircraft of the C-12.1.G type. Since the quality of the cooling air (cabin
air) is suitable for direct flow through the electronics, a simple fan--filter assembly
attached to the rear of both the signal processor and power supply was all that was
required. Cooling air therefore enters the enclosures at the rear and exhausts at the
sides just behind the front panel. No air passes directly out the front of the boxes
where it could cause discomfort to an operator.
Honeycomb partitions allow free passage of air through the Signal Processor
electronics. Power dissipation in the Signal Processor is approximately 125 watts.
By using a fan which is rated at 110 CFM at free delivery, the airstream temperature
rise does not exceed 5 degrees C.
4,8
	 MAINTAINABILITY
In the Signal Processor, virtually all circuitry is packaged on plug--in
printed circuit boards. Removal of the top cover provides access to all boards in the 	 r
rack. Test points are provided along the top edge of most boards to assist in fault
isolation. All circuit boards plug into edge connectors located in the lower portion of
the case. Faulty boards can, therefore, be simply extracted and replaced. Removal
of the oottom cover permits access to the connector back-plane wiring and the main
wiring harness. Both covers utilize quick- tLirn fasteners to facilitate openings and
closings`. Since each module in the Power Supply is a self-contained unit, maintain-
ability problems are minimi zed.
Removal of the Receiver--Transmitter unit cover (which, also utilizes quick-
turn fasteners) provides ready access to all elements of the electronics. Removal of
the Control Display unit dust cover provides access to all components.
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SECTION V
EQUIPMENT CHARACTERISTICS AND PERFORMANCE
This section contains a description of the electrical characteristics of the
Multimode Transponder equipment. It sets forth the technical specification to which
the Equipment was designed and includes a copy of the raw test data taken during
acceptance testing at Applied Physics Laboratories in October 1975.
5.1	 EQUIPMENT SPECIFICATION
The technical requirements for the MALT and MTAR equipments (the two
major equipment groups of the Multimode Transponde ° equipment) are presented in this
section. These technical requirements were updated from the original contract
Statement-of-Work to include all contract modifications prior to delivery of equipment.
The final modified configuration of the equipment is designed for use in a series of
laboratoiT tests in which the MMT operates at S-band and the MTAR interfaces to the
TDRSS simulation equipment at VHF/UHF :frequencies. The MTAR also operates at
S-band for back--to-back performance evaluation.
5.2	 TECHNICAL REQUIREMENTS FOR THE MMT
5.2.1	 RECEIVER NOISE FIGURE
i
The receiver noise figure shall not exceed 5 dB.
	
5.2.2	 SELECTIVITY
The image rejection shall be at least 60 dB. Rejection of interfering
signals more than 1.5 bandwidths away from the center frequency shall be at least
40 dB.
	
5.2.3	 INPUTS
The inputs to the transponder will be S band command and ranging signals,
telemetry data, clock signals, power, and operational housekeeping commands. The
contractor shall supply simulators for necessary input signals which would normally
be generated by the user spacecraft. Mode control and other transponder controls
shall be provided by a contractor supplied control panel.
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15.2.3.1
	 S-Band Signals
The MMT will operate as a coherent transponder with a 2287.5 MHz
center frequency for transmission and a 2106. 40625  MHz center frequency for recep-
tion. All signal L. O. frequencies for the transponder shall be coherently synthesized
from a single tracking 10 MHz VCO.
5.2.3.2	 Command Signals
In all modes of operation except during the frequently hop preamble the
transponder shall accept command signals from the ground and relayed through the
relay satellite at rates of 234.3'75 BPS, 468.75 BPS or 937.5 BPS. These data rates
enable the digital data to be synchronous with the PN code in SQPN mode. Provisions
shall be made for switching between bit rates on the multim.ode transponder control
panel.
5.2.3.3	 Telemetry Data
In all modes of operation, the transponder shall accept telemetry data for
transmission to the ground over the return link in the form of a binary bit stream at
discrete rates of 937.5 BPS, 10 XBPS, 30 IMPS or 80 KBPS. Provision is made for
either single or dual data transmission in the SQPN mode over the return link. Pro-
visions shall be made for selecting a particular rate by manual selection at the control
i	 panel. Capability shall be incorporated on the return link to pass digital data that is
asynchronous with the PN code.
5.2.3.4	 Voice Coding
A voice channel shall. be incorporated into the transponder with all modes
of operation. Poise Duration Modulation technique shall be used. A qualitative voice
test for acceptable intelligibility at threshold operation will be performed.
5.2.3.5	 Convolutional Encoding
Convolutional encoding shall be incorporated on the return. link for the
937.5 BPS, 10 TOPS and 30 KBPS data rates. The encoding will be rate 1/2 with
constraint length seven. The convolutional encoding shall be switched in and out by
manual control.
b
J
i
i
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51 2.3.6	 Power
f
	
	 The Multimode Transponder is to operate properly when supplied power
from a 58 Hz to 62 Hz source at 115 volts +10%.
5.2.4	 OUTPUTS
The outputs of the transponder will be S-Band telemetry data and simulated
user spacecraft commands.
5.2.4.1	 S-Band Signals
The transmitter shall provide an S-Band output signal level of -25 dBm
nominal into a 50 ohm resistive load.
5.2.4.2	 Ranging Signals
The transponder, when interrogated over the forward link by a received
ranging signal, shall process this signal and retransmit over the return link a ranging
signal suitable for the determination of system range and range rate at the ground
station. The ranging system resolution in the absence of any communications channel
noise (near infinite signal to noise ratio) shall allow range determination with a
maximum systematic error of 2.0 m and a maximum rms random error of 1.0 m,
and shall allow determination of range rate with a maximum systematic error of
0.1 cm/sec and a maximum rms random error of 0.1 cm/sec.
5.2.4.3	 Command Si als
The transponder shall demodulate the received command signal and
deliver the resulting signal to an MX-270 for bit error rate measurement at specified
link signal conditions.
5.2.5	 MODES OF OPERATION
The transponder shall be capable of operating in two modes: conventional
phase shift keying (PSK) and staggered quadriphase pseudorandom noise (SQPN).
Provision shall be made for selecting the operating mode from the front panel.
5.2.5.1	 Conventional Made
Operation in the conventional mode for both the forward and the return
links shall be in general conformance with the system planned for the GSFC Mark 1
TDRS.
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Operation in the SQPN mode, for both the forward and the return links,
shall be in general conformance with the system planned for the GSFC Mark 1 TDRSO
The SQPN mode shall be usable for receiving commands. and ranging signals over . the
forward link, and for transmitting telemetry data and ranging signals over the return
link.
5.2.5.2.1 Frequency Hop Preamble
A frequency hop preamble is incorporated in the forward. link for signal.
acquisition. The frequency hop code length equals 2 8 hop chips and the rate equals
28/218 X PN chip rate.
5.2.5.2.2 PN Code
The pseudonoise code length shall be 218 chips at a 2.56 MCPS.rate for
transpond mode on both forward and return links. In the "Return Only" mode provided
for the return link the PN code length is 215 chips at a 2.56 MCPS rate.
5.2.5.2.3 Multiple Access
Consideration shall be given to the requirement that several user space-
craft utilize the same carrier frequency for the return link simultaneously, discrimi-
nation between signals being achieved by the use of orthogonal or quasi- orthogonal
coding and of proper address codes.
5.2.6	 TEST EQUIPMENT
The contractor shall supply two MX 270 Bit Error Rate Analyzers for
the purpose of (1) generating the required data rates, or (2) for measuring received
data error rates.
5.3	 TECHNICAL REC UIREMENTS FOR THE MTAR
5.3.1	 INTRODUCTION
The MTAR is to perform the same function: radio communication wise
as the conceptual tran.statter and receiver aboard the TDRS. However, their principal
function is to supply to and receive signals from the multimode transponder in a number
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of test configurations in which the MTAR is always ground based. The MTAR is to
be fully compatible with the Multimode Transponder. -
 Since this equipment is to be
utilized in engineering tests only, it is to be fabricated using the best commercial
practices. -
The transmitter will supply a signal in the frequency , banal utilized by the
multimode transponder at a level of -2 .5 dBm into a 50 ohm load which represents an
antenna. This signal shall be capable of being modulated according to the following
modes of operation;
a. Staggered quadriphase pseudonoise (SQPN) in which two PN streams
are modulo-two added with NRZ data and then balance modulated on two RF carriers
phase shifted 900 from each other. The two resultant biphase signals are then summed
to produce a quadriphase output.
b. Conventional mode (PSI-) in which NRZ data modal.ates the carrier
as PSK in a straightforward manner.
In the PN mode the PN code must have good auto-- and cross-correlation
properties so that the correlation hash-but of the correaator its the multimode trans-
ponder will cause a minim= false alarxr. rate before synchronization is established.
Measurement of range will be facilitated by measuring the transit time of code
sequences. Additional ambiguity resolution, if required, will be supplied by the
channel. Range is determined to a resolution corresponding to a small fraction of
PN bit (chip).
I. the PN mode, pulses derived from the all-ones vector ia the transmitted
signal and the all-ones vector in the received and demodulated signal together with
au-i.liary range ambiguity signals from the data channel will be accessible to the periph-
eral equipment.
5.3.2	 ELECTRICAL SPECIFICATIONS
5.3.2.1	 Transmitter Signal Stability
The phase, amplitude and frequency stability of the transmitter signals
and the modulation thereon shall be, in the absence of any type of interfering signal
including additive channel noise, sufficient to accomplish the following-
a. Supply command data to the Mutlimode Transponder (MMT) with a
30 dB SNR over the dyanrnic range of the system.
{
'i
i
I	 '
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b. Supply range signals to the MMT which when processed by the
MMT and returned to the ground receiver will cause a range uncertainty of i. 0 meter
maximum in a one-- second averaging time.
c. Supply signal which can be synthesized back to the original carder
component in the MMT and subsequently at the output of the ground receiver sufficient
to providing a range rate signal, having an uncertainty of 0.1. cm mwdmum in 10 seconds
averaging time.
	
5.3.2.2	 Transmission. Power Levels
The ground transmitter shall be capable, in the SQPN and PSK modes, of
supplying -25 dBm at S-Band into a 50 ohm load. A transmit signal level of --4 dBm at
401 MHz is provided for the interface to laboratory equipment.
The transmitter output level shall be capable of being reduced by 30 dB in
1 dB steps or in a continuously variable fashion calibrated to I dB.
	
563.2.3	 Transmitter Output FreSLaency
The frequency of transmission shall be compatible with the Multimode
Transponder.
5.3.2.4 Transmitter Signal Formats and Modulation
The ground transmitter will supply a data clock signal to the data source.
(MX-270) The data source is to supply NRZ data of various types including a random
bit strewn to the ground transmitter.
5.3.2.4.1 SQPN Mode
in the SQPN mode the digital. data stream is modulo-2 added to two PN
codes and then balance modulated on two RF carriers which are summed . to produce
the staggered quadriphase signal.
5.3.2.4. 2
 PSK Mode Monventional)
In the PSK mode the input data stream PSK modulates directly a carrier
component such that the result is DPSK.. The baseband modulation s g:44 in all modes
is to be applied to an external connector for purposes of interfacing with outer
transmitters.
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A frequency hop preamble. i3 incorporated in. the forward link for . signal
acquisition. The frequency hop code length equals 28 hop chaps and the rate equals
28/218 X PN chip rate.
5.3.2.5
	 PN Code
The PN code generated in the ground transmitter shall be fully compatible
with the requirements for the Multimode Transponder. The pseudonoise code length
shall. be 218 chips at a. 2.56 MOPS rate for transpond mode on both forward and return
links. In the "Return..Only" made provided for the return link. the PN node length is
215 chips at a 2.56 MCPS -rate:
5.3.2.6	 Equipment Interface -
Front panel access on the MTAR shall be provided for the first IF of the
receiver (137 MHz) and transmitter (401 MHz) for signal interface with the AGIPA
system. The MTAR shall provide the 10.75 MHz SQPN correlator reference signal
for. the AGIPA demultiplexer at a nominal signal level of -10 dBna into a 5.0 ohm load.
The MTAR will provide a data clock and "receiver sync" signals at TTL Levels to the
•	 AGIPA equipment.
5.3.2.7	 Receiving 5ystexn. Sensitivity All. Modes)
The system being simulated here, i. e. , User Spacecraft/TDRS S-Band
communication links, will have at times,. because of RFI and mu ltipath, a negative
communication margin. Therefore, it is required that the ground receiver system
have both an acquisition and operating sensitivity which is close. to the theoretical
optimum. Because the Multimode Transponder will code its transmitted signal with
forward error control the theoretically optimum sensitivity in the data link for a bit
error (BER) of 0^ 5 is specified a sc E/N^ 5 dB where No includes all. extraneous
signals including receiver noises slay noises RFl,and 2nultipaith effects. The sensitivity
of the ground receiver shall be. with=n 2.03 of the theoretical optimum for both acquisition
and operation based upon the E/No relationship as described above over the dynamic
range of the receiver (specified below).
5-`d
is
I	 I	 I	 I	 I	 i	 I
	5.3.2.8
	 Receiver Dynamic Range
In the forward link at the minimum data rate of 234.375 BPS (without
encoding) and system noise figure of 5 dB the threshold signal level is -133 dBra. In
the return link at the minimum data rate of 937.5 BPS the threshold signal level is
-132 dBm with encoding and --127 dBm without encoding. The dynamic range of the
receiver shall extend from --100 dBm to the minimum signal level at the selected
data rate.
	
5.3.2.9
	 Acquisition Time of the Ground Receiver
The acquisition time for the PN mode without diversity, shall be a maxi.-
mum of 50 seconds with a desired acquisition time being ten seconds or less at all
received signals and formats where the system, after acquisition, can output data
with a bit error rate (BER) no greater than 10-5.
5. 3.2.1.0 Acquisition with Doppler
Correction for up to +60 IcHz doppler offset is manually entered at the
TATAR for both forward and return. links. The receiver is designed to search out
+3 kHz of frequency uncertainty.
5.3.2.11 Ground Receiver and Signal Processor Bandwidths
The bandwidths involved with the ground receiving function are to be
compatible with the signal emitted by the Multimode Transponder for the various modes.
5.3.2.12 Data Output
The received and demodulated data stream shall be applied to a connector
for external accessibility. The voltage lever of this data stream shall be the standard
logic format utilized throughout the system. It is assumed for the PN mode that
throughout the TITAR and Multim.ode Transponder the data rate is coherent with the
PN sequence rate such that bit synchronization is readily available once code synchro-
nization is established. The contractor shall utilize the coherency in establishing bit
synchronization. In addition capability shall be incorporated on the return link to pass
digital data that is asynchronous with the PN code. Selection of synchronous or
asynchronous data mode is made with a front panel switch.
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35.3.2.13 Range Signals (PN Mode}
The range signals will be supplied in the form of staxt and stop pulses.
These signals are fed into an interroal counter equipped with a printer such that a
tabulation of two-way range in seconds is produced. Multiplying these numbers by a
determinable constant results in the actual range. The gate start pulse is derived
from the all-ones condition in the ground transmitter. The gate stop pulse is derived
from the all--ones condition of the local PN code signal which is synchronized through
a I Hz code tracIdn:g bandwidth to the received PN code signal,
} 5.4	 TEST DATA
r	 The following pages are a copy of the actual test data taken during
i
acceptance testing at Appli,-d Physics laboratories, Laurel., Maryland.
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SECTION VI
CONCLUSIONS
This report contains a description of the S-Band Multimode Transponder
and its associated ground support and test equipment. Candidate modes of operation
considered for use in an eventual tracking and data relay system were implemented
in this design. System trade--off siudies during Phase I identified the foreseeable
technical problems of the eventual g'DRSS user. The Phase II implementation and
subsequent TDRSS telecommunications study resulted in a design approach to satisfy
the TDRSS telecommunications performance objectives. The S-Band Multimode
Transponder is the implementation of the selected configuration. Theoretical per-
formance calculations can be verified with laboratory tests on real hardware.
The design goals for the MMT/11ITAR equipment have been met. The
flexibility of the equipment as a laboratory tool has been demonstrated in the TDRSS
simulation testing at Applied Physics Laboratories.
G.I.	 MODIFICATIONS TO IMPROVE EXISTING EQUIPMENT
It is now evident, after integrating and testing the Multimode Transponder
equipment, that some improvement in reliability and performance could be realized
through equipment modification. These modifications are discussed in tIds section.
Not only should these modifications be incorporated into the existing Multimode
Transponder equipment, but they should be considered for inclusion into future
TDRSS User Satellite equipment.
6.1.1
	
CORRELATION FREQUENCY
In future equipment the correlation process should be designed to take
place at a higher IF stage than in the MMT/MTAR equipment. In the interest of
economy during implementation of the S-Band modification the IF stage frequencies
(and hence local oscillator synthesis) were not changed. When the code rate was
increased to 2.56 MHz, the precorrelation IF bandwidth had to be increased. The
result is that noise within the IF bandwidth at the mixer image frequency maps into
6-1
the postcorrelator receiver bandwidth. A performance improvement of 3 dB tail 1'o
obtained by correlating at a higher frequency III' stage so that the image can be
rejected.
The main tradeoff consideration in correlating at a Higher frequency is
that a dual IF chain is necessary for all stages after correlation. The early/late
PN code traclang requires a separate correlator and a separate IF chain in addition
to the signal correlator and IF chain.
An additional consideration that favors higher frequency correlation is
the implementation of the 900 RF carrier phase shifts to generate the staghered
quadriphase pseudonoise local reference signal. In the M1VIT/MTAR, equipment
discrete components were used. At higher frequencies (50 -- 100 MHz) the more
stable hybrid configurations are available.
6.1-2	 OPTIMIZATION OF ACQUISITION SEQUENCE
The forward link acquisition using the frequency hop preamble is imple-
mented in MNIT/1VITAR equipment with minimum predetermined tunes allowed for
worst case conditions. Use of a detectable switch from frequency hop to SQPN should
be consi deTed to shorten the acquisition time. Since all of the receiver functions
involved are progranvnable, only the transmit function would require hardware
changes. The controller program is changed by erasing and reprogramming a pro-
grammable, Read Only Memory.
